Elements of Static Timing Verification

clk

Combinational

logic

clk

Combinational

logic

Delay calculation procedure
• Longest graphical path
• Longest true delay

Method of calculation
• ``Batch mode’’
• Incremental

Previous slide

Next slide

Back to first slide

View graphic version