Typical Simplifications
Clocking issues
- clocking regime treated as orthogonal issue
Delay modeling
- gate - fixed pin-to-pin delays,
- interconnect - non-linear effects captured in tables
- Process-voltage-temperature - worst-case values used
Delay calculation
- ``extract’’ combinational logic from sequential circuit
- Choose for accuracy
- Simple ``longest-path analysis’’
- Boolean analysis excluding false paths