Elements of Static Timing Verification

clk

Combinational

logic

clk

Combinational

logic

Clocking issues
• Regimes: single-phase, two-phase, multi-phase
• overlapping, non-overlapping
• qualified clocks, clock skew

Previous slide

Next slide

Back to first slide

View graphic version