Elements of Timing Verification

• Gate and interconnect delay-modeling - a function of

  • Intrinsic gate delay
  • Input slew rate
  • Output capacitance -
    • Estimated
    • Extracted
  • Process, voltage, temperature - including variance

1

2

Previous slide

Next slide

Back to first slide

View graphic version