Purpose of Static Timing Verification
- determine fastest permissable clock speed (e.g. 100MHz)
by determining delay (including set-up and hold time) of
longest path from register to register (e.g. 10ns.)
- largely eliminates need for gate-level simulation to verify the delay of the circuit