The Role of VHDL in System Design Verification

The Role of VHDL in System Design Verification

Remember:

A subset of a language is a different language

A sequential language has sequential semantics

e.g. if (Clk'QUIET for 4) .....

Previous slide Next slide Back to the first slide View Graphic Version