Verification via Symbolic Simulation
Verification via Symbolic Simulation
Machine 1
Machine 2
Derive input sequences & response
representing a symbolic "cover"
for Machine 1
Simulate the sequences on
Machine 2.
m Very practical and promising approach for sequential verification.