Sequential Verification Across Different Levels

Sequential Verification Across Different Levels

Behavior

Functions the system must implement

Implementation-independent description

Register

Components and their interconnections

Std. components & ROM, ASIC, PLD

Gate

Low-level components & nets

In terms of ASIC library

Electrical

Voltages, currents and detailed models

Switch

Transistor-level description

Logic Values and Strengths

Extract

STG

Extract

STG

Verify

Previous slide Next slide Back to the first slide View Graphic Version