Testability and Logic Synthesis
Testability and Logic Synthesis
m Important Issue:
Generating tests for circuits with redundancies is very difficult.Ô Must develop algorithms which decrease the number of redundancies or eliminate them completely during synthesis.