Connectivity Verification Systems (CVS)

Connectivity Verification Systems (CVS)

Behavior

Description of the Function of the Design

Implementation-Independent Description

Discrete Schematic Levels

Register, Gate, Switch-Level Netlists

Electrical Schematic

Transistor-Level Netlist, Voltages,

Currents and Detailed Models

Mask-Level Layout

Transistor-Level Description

Logic Values and Strengths

Specification

Embodiment of the Requirements

a System is to Satisfy

Netlist

Extraction

Netlist

Extraction

Netlist

Compare

Previous slide Next slide Back to the first slide View Graphic Version