Approach

Approach

t

0

t

1

VHDL-1076

SynchronousVHDL

Map VHDL small-step time into synchronous d-time

EuroVHDL, Sep. 96

Previous slide

Next slide

Back to the first slide

View Graphic Version