The Synchronous VHDL Subset

Reactive; not externally clocked
No dynamic state
- no dynamic memory allocation
- no stack
Unit-length signal queues
- No delayed signal assignments (no after)
- Single-assignment in a (macro)-step
- Any reads occur after all writes in d-time

EuroVHDL, Sep. 96