Time Response in Combinational Networks

Pulse Shaping Circuit

A' • A = 0

F is not always 0!

3 gate delays

D remains high for

three gate delays after

A changes from low to high

Previous slide

Next slide

Back to first slide

View graphic version