Outline
Last time:
SR latch
D latch
Flip-Flops
Edge-triggered, Master-Slave
Shift Registers
Simple Counters
Serial-Parallel Conversion
LFSR Counters
Bussing, Tri-state
Switch De-bouncing
This lecture:
ROM, RAM
FSM Design With ROMs
Next slide
Back to first slide
View graphic version