
Electronics Proliferation through Diversification of Solid-State Devices and Materials

Prof. Tsu-Jae King Liu

*Department of Electrical Engineering and Computer Sciences
University of California, Berkeley, CA 94720*



September 28, 2011




2011 International Conference on Solid State Devices and Materials

The Information Age

The Semiconductor Market*:




- IC technology advancement over the past 40+ years has had dramatic impact on the way we live, work, and play.




Data center electricity use increased from 0.5% of world total in 2000 to 1% of world total in 2005

Source: J. Koomey (LBNL), 2008



Better processing power + Smaller form factor + Lower prices → more units


Computing Growth Drivers Over Time, 1960-2020E



Source: ITU, Mark Lipacis, Morgan Stanley Research

Shift to Mobile Usage


Mixi's (Japan's Leading Social Network) Monthly Page Views, Mobile vs. PC, CQ2:06-CQ4:10



Note: Mixi is one of Japan's leading social networking sites on PC and mobile with 20MM registered users as of 12/31/10. It monetizes mobile usage via sales of avatars, customized homepages and other premium services.

Source: Company reports, Naoshi Nema, Morgan Stanley Research

Vision for 2020: Swarms of Electronics



**Today's Mobile:
Gateway to the Cloud**


Infrastructure core

**Sensory swarm
(trillions of devices)**

Mobile access

**Tomorrow's Mobile:
Bridge to the Swarm**

Technology Drivers



**Driver for More of
Moore's Law**

**Still need >10x
reductions in
energy, size,
cost...**



**Driver for More
Than Moore's Law"**

Diversification for More of Moore's Law


- MOSFET structures
 - MOSFET gate-stack materials
 - Alternative switch designs
 - Tunnel FET
 - Mechanical switch
 - III-V MOSFETs
-

Improving MOSFET Scalability


32 nm
planar




P. Packan *et al.*,
IEDM 2009



22 nm
thin-body




J. Kavalieros *et al.*, *VLSI* 2006



K. Cheng *et al.*, *VLSI* 2009




beyond 10 nm
nanowires?



C. Dupré *et al.*, *IEDM* 2008


Channel-Length Scaling Limit

- Quantum mechanical tunneling sets a fundamental scaling limit for the channel length (L_C).



If electrons can easily tunnel through the source potential barrier, the gate cannot shut off the transistor.

nMOSFET Energy Band Diagram
(OFF state)



J. Wang *et al.*, *IEDM Technical Digest*,
pp. 707-710, 2002



Ultimately Scaled MOSFET

Double-Gate Ballistic MOSFETs


$L_C = 8$ nm, EOT = 0.45 nm

In_{0.75}Ga_{0.25}As

s-Si





	τ_{unload} (ps)	τ_{load} (ps)
InGaAs	0.05	0.93
s-Si	0.12	0.82




Ballistic Si MOSFET

($L_C < 10$ nm)

Reducing Parasitic Resistance




A. M. Noori *et al.*,
IEEE Trans. Electron Devices
pp. 1259-1264, 2008





- Advanced anneal techniques
- Low Schottky barrier height contacts
 - alloy and implant approaches, dual silicide...

Reducing Parasitic Capacitance





➔ **Low-k or air spacers**



T.-Y. Liow et al., *IEEE Electron Device Letters* pp. 80-82, 2008

CMOS Energy-Efficiency Limit




$$E_{\text{total}} = \underbrace{\alpha L_d f C V_{DD}^2}_{\text{Active Energy}} \left[1 + \underbrace{\left(\frac{L_d f}{2\alpha} \right) \left(\frac{I_{\text{OFF}}}{I_{\text{ON}}} \right)}_{\text{Passive Energy}} \right]$$

$$t_{\text{delay}} = L_d f C V_{DD} / (2I_{\text{ON}})$$

- A lower limit in E/op exists due to transistor OFF-state leakage.
 - optimal $I_{\text{ON}}/I_{\text{OFF}} \propto L_d f / \alpha$

α : Activity Factor L_d : Logic Depth f : Fanout C : Capacitance per Stage

MOSFET-Replacement Devices




- Higher I_{ON}/I_{OFF} ratio \rightarrow lower minimum Energy/op
 \rightarrow New device with steeper switching behavior needed
($S < 60\text{mV/dec}$)

Diversification for More of Moore's Law


- MOSFET structures
 - MOSFET gate-stack materials
 - **Alternative switch designs**
 - **Tunnel FET**
 - **Mechanical switch**
 - III-V MOSFETs
-

Advanced Gate Stack Materials for Giant Capacitance


Ferroelectric



Dielectric



Ferroelectric + Dielectric





Resultant Capacitance $> C$

Sub-60 mV/dec MOSFET




There is no limit to the amount of charge for very little energy. Depends only on the energy slopes



There is no minimum gate voltage for the required current.



“Negative Capacitance” FET




Subthreshold swing:

$$S \equiv \frac{\partial V_g}{\partial(\log_{10} I)} = \underbrace{\frac{\partial V_g}{\partial \psi_s}}_{\equiv m} \frac{\partial \psi_s}{\partial(\log_{10} I)}$$



Body factor:

$$\frac{\partial V_g}{\partial \psi_s} = 1 + \frac{C_s}{C_{ins}} < 1 \text{ if } C_{ins} < 0$$





MOSFET vs. Tunnel FET

STRUCTURE



BAND DIAGRAM





$$I_D \propto \exp(qV_{GS}/nkT)$$

$$I_D = AE_S \exp(-B/E_S)$$

(E_S = electric field)

Ge-Source Tunnel FET




$$I_D = AE_S \exp(-B/E_S)$$

$$A \propto (m^*/E_G)^{0.5} \quad B \propto (m^*E_G^3)^{0.5}$$

- Tunneling occurs in the source (Ge) region
 small bandgap: $E_G = 0.66\text{eV}$; small effective mass: $m^* = 0.06m_0$

Ge-Source Structure Optimization

Planar Source:




$I_{ON}/I_{OFF} \uparrow$ by



- optimizing Ge & Si thickness and doping
- elevating source

Parameter	Value
L_G	30 nm
T_{OX} (EOT)	1 nm
T_{BODY}	100 nm
T_{OFFSET}	5 nm
N_{SRC}	10^{19} cm^{-3}
N_{BODY}	10^{18} cm^{-3}
N_{DRAIN}	10^{19} cm^{-3}


Partially Elevated Source:



Fully Elevated Source:




Energy-Performance Comparison



- Ge-source TFETs are projected to achieve lower E/op than CMOS below 1 GHz

Advanced Devices & Materials for TFETs


Comparison of simulated TFET I_D - V_{GS} curves




Why Mechanical Switches?

- **Zero off-state leakage**
→ zero leakage energy
- **Abrupt switching behavior**
→ allows for aggressive V_{DD} scaling
(ultra-low dynamic energy)


3-Terminal Switch



Measured I-V




Relay Reliability




- MCTF increases exponentially with decreasing V_{DD}
- MCTF increases linearly with decreasing C_L
- Endurance is projected to exceed 10^{15} cycles at $V_{DD} = 1 \text{ V}$

Digital IC Design with Relays




- **CMOS:** delay is set by electrical time constant
 - Quadratic delay penalty for stacking devices
 - Buffer & distribute logical/electrical effort over many stages
- **Relays:** delay is dominated by mechanical movement
 - Can stack ~ 100 devices before $t_{\text{elec}} \approx t_{\text{mech}}$
 - Implement relay logic as a single complex gate


Micro-Relay-Based VLSI Building Blocks




Energy-Delay Comparison



30-stage FO4 inverter chain:



30-relay chain:



- Scaled relay technology is projected to provide for **>10x energy savings, at clock rates up to ~100MHz**


Diversification for More of Moore's Law

- MOSFET structures
 - MOSFET gate-stack materials
 - Alternative switch designs
 - Tunnel FET
 - Mechanical switch
 - **III-V MOSFETs**
-

Power Distribution in Microprocessors

Today: Power distribution at low voltages, high currents
→ conductive losses

Future: Power distribution at high voltages, low currents
→ Local conversion to low voltages, high currents



Why GaN?

Outstanding properties of AlGaN/GaN:


- High E_{br} : 3.3 MV/cm
- High electron density: $> 1 \times 10^{13} / \text{cm}^2$
- High mobility: $> 1500 \text{ cm}^2/\text{Vs}$
- Low C_{in} , $C_{out} \rightarrow$ high switching speed
- High thermal stability
 - $n_i < 1 \times 10^7 / \text{cm}^3$ at 400°C



- Improved efficiency
- Simplified circuit designs
- Reduced cooling requirements

	III	IV	V	VI
	B 5	C 6	N 7	O 8
	Al 13	Si 14	P 15	S 16
II	Zn 30	Ga 31	Ge 32	As 33
	Cd 48	In 49	Sn 50	Sb 51
	Hg 80	Tl 81	Pb 82	Bi 83
			Po 84	

Arrows point from the N and Ga elements in the periodic table to their respective symbols in circles on the right.



Diversification for More than Moore's Law

Functional Diversification

- Both energy efficiency and functional capabilities beyond the limits of ultimately scaled CMOS will be needed for electronics to expand into new applications.



Mobile Internet Devices

- high speed (>2 GHz)
- low operating voltage
- low standby power


Micro/Nano
Electronics

RF

MEMS

Photonics

Sensors




- **Heterogeneous integration with CMOS**
→ compact form factor

Adapted from T. Skotnicki, *IEDM Short Course 2010*

MEMS for Wireless Communications



Advantages of MEMS RF filters:

- small size
- low power
- low phase noise
- high Q



The Resonant Body Transistor


- Drive gate is biased in accumulation (V_{acc}). Capacitive force due to input signal (v_{in}) drives resonant motion.
- Sense gate biased to strong inversion (V_G). As the body vibrates, the drain current I_D is modulated piezoresistively.
- **RBT demonstrated at 11.7 GHz with quality factor Q of 1831**
Fabricated side-by-side with FinFETs
- To avoid the need for release, CMOS layers can be used to form acoustic Bragg reflectors to localize vibrations



Nanowire Sensor Arrays





CMOS-integrated sensors for detection of chemical and biomolecular species with high sensitivity and specificity.

Heterogeneous Nanowire FET Array Fabrication:



Pd/Si Nanowire H₂ Sensors

- Without H₂: ohmic contact
- With H₂: Schottky contact




Summary

Diversification is the Key



Advanced materials

Logic





Gate stack


Channels, contacts, USJ




Advanced devices




Beyond CMOS devices & materials



NEMS



TFET




Graphene


2010

2020


Memory




CT Flash




ReRAM




1T DRAM



<20 nm ReRAM




SSTRAM



ReRAM/Nanowire 3D Array

A Vision of the Future




Information technology will be

- pervasive
- embedded
- human-centered
- solving societal scale problems

J. Rabaey
ASPDAC'08



Sensatex



Philips

Transportation



Energy



Health care



Environment



Disaster response



Acknowledgements

- Faculty colleagues:

Jan Rabaey, Eli Yablonovitch, Elad Alon,
Chenming Hu, Sayeef Salahuddin, Ali Javey, Clark Nguyen (UCB)

Tomás Palacios, Vladimir Stojanović, Dana Weinstein (MIT)

Dejan Marković (UCLA), Mark Lundstrom (Purdue)

- Graduate students:

Sung Hwan Kim, Zachery Jacobson, Hei Kam, Rhesa Nathanael,
Jaeseok Jeon, Matt Spencer; Fred Chen & Hossein Fariborzi (MIT),
Chengcheng Wang and Kevin Dwan (UCLA)

- Funding:

- » **DARPA/MARCO Focus Center Research Program:**

- Center for Circuits and Systems Solutions (C2S2)
- Center for Materials, Structures, and Devices (MSD)

- » **NSF Center of Integrated Nanomechanical Systems (COINS)**

- » **DARPA/MTO STEEP Program and NEMS Program**

- » **NSF Center for Energy Efficient Electronics Science (E3S)**