

Segmented-Channel $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ pMOSFET for Improved I_{ON} and Reduced Variability

**Byron Ho¹, Nuo Xu¹, Bingxi Wood², Vinh Tran²,
Saurabh Chopra², Yihwan Kim², Bich-Yen Nguyen³,
Olivier Bonnin³, Carlos Mazure³, Satheesh
Kuppurao², Chorng-Ping Chang², Tsu-Jae King Liu¹**

¹University of California at Berkeley,


²Applied Materials, Inc. ³Soitec

Outline

- ***Introduction***
 - Why silicon-germanium (**Si_{1-x}Ge_x**) ?
 - Segmented-channel MOSFET (**SegFET**) design
- Device Fabrication
 - Corrugated substrate
 - p-channel MOSFETs
- Results and Discussion
- Conclusion


Motivation

- New FET materials & structures are needed to continue scaling.




Why $\text{Si}_{1-x}\text{Ge}_x$?

- Enhanced hole mobility ...but significant width dependence





B. Ho *et al.*, *IEEE Trans. Electron Devices*,
May 2012



G. Eneman *et al.*, *IEEE Trans. Electron Devices*,
August 2011

Segmented Channel MOSFET (SegFET)


- Channel comprises parallel stripes of equal width, isolated by very shallow trench isolation (VSTI).
 - VSTI is much shallower than the STI between transistors
→ Source/drain regions are contiguous!
- Electrostatic control is enhanced by fringing E-fields; also, the channel stripes can be slightly elevated above the VSTI so that the gate stack wraps their top portions.



SegFET Fabrication

- Conventional CMOS process starting w/ corrugated substrate
 - Geometrically regular pattern → uniform stripe width

1. Start with corrugated substrate




2. Define active areas




3. Fill trenches to form STI; Implant wells




4. Slightly recess the isolation oxide (optional)




5. Implant channels; Form gate stack




6. Form S/D extensions, then sidewall spacers



7. Embed/grow epitaxial material in S/D regions (optional)



8. Dope S/D regions; Form silicide



This Work



- Fabrication of segmented vs. conventional (non-segmented) $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ pMOSFETs using the same process flow
i.e., corrugated substrate vs. non-corrugated substrate
- Comparison of MOSFET drive current per unit layout width
i.e., layout area efficiency
- Comparison of active area width dependence

Outline

- Introduction
 - Why silicon-germanium ($\text{Si}_{1-x}\text{Ge}_x$) ?
 - Segmented-channel MOSFET (**SegFET**) design
- ***Device Fabrication***
 - Corrugated substrate
 - p-channel MOSFETs
- Results and Discussion
- Conclusion

Corrugated Substrate Fabrication

- Start with Si wafer substrate
- Deposit/grow VSTI oxide layer
 - 20 nm SiO_2
- Pattern VSTI layer to form 30 nm/70 nm lines/spaces (double patterning)





Corrugated Substrate Fabrication (cont'd)

- Selectively grow silicon epitaxially, to fill trenches
 - 20 nm Si
- Selectively grow segmented channel regions
 - 2 nm $\text{Si}_{0.5}\text{Ge}_{0.5}$
 - 3 nm Si cap



pMOSFET Device Fabrication

Note: Same epi growth done on planar (un-corrugated) substrates for planar control devices



p-channel MOSFET Fabrication


- Active area patterning
- Thermal oxidation (750°C)
- Poly-SiGe deposition (p+)
- Gate patterning (L_G down to ~ 50 nm)
- Poly reoxidation
- Halo and source/drain extension implants (P, BF_2)



p-channel MOSFET Fabrication (cont'd)

- Spacer formation (LTO)
- Source/drain implant (BF_2)
- Passivation layer deposition (LTO)
- Thermal anneal (900°C RTA)
- Contact hole formation
- Metal deposition (Al / 2% Si)
- Forming gas anneal (400°C)

Note: No silicide, high-k/metal gate, or strain techniques used to boost MOSFET performance




Outline

- Introduction
 - Why silicon-germanium ($\text{Si}_{1-x}\text{Ge}_x$) ?
 - Segmented-channel MOSFET (**SegFET**) design
- Device Fabrication
 - Corrugated substrate
 - p-channel MOSFETs
- ***Results and Discussion***
- Conclusion

SegFET X-TEM Analysis

Cross-section along Gate electrode




- Stripe width ~ 80 nm
– pitch = 100 nm
- Channel regions are elevated ~ 5 nm above VSTI
 - 90 nm effective channel width (W_{EFF}) per stripe
 - 10% lower W_{EFF} per unit layout width than non-segmented channel control device


Gate Stack Characterization

- $\text{Si}_{1-x}\text{Ge}_x$ channel layer is ~ 2.5 nm thick.
→ Si cap layer was consumed during device fabrication.
- C-V indicates high-quality gate dielectric interface.

X-TEM of Gate Stack




SegFET Gate Capacitance




Measured Current per Unit Layout Width

- SegFET has higher linear V_T than control device.
 - possibly due to reduced biaxial (more uniaxial) strain
- SegFET has better layout area efficiency (same V_{GT}).

Transfer Characteristics




Output Characteristics



Transconductance and Mobility


- Higher effective hole mobility is seen in the SegFET, especially at higher inversion charge concentration.
 - due to different channel strain and lower transverse E-field




Comparison of Short-Channel Effects

- Short-channel effects are mitigated in SegFETs
...and can be better suppressed by recessing the VSTI oxide and/or reducing W_{STRIPE} to improve gate control

Saturation Threshold Voltage




Drain-Induced Barrier Lowering



I_{OFF} vs. I_{ON} (normalized to layout width)


- SegFETs achieve 30% higher I_{ON} ($I_{\text{OFF}} = 10\text{nA}/\mu\text{m}$)
 - higher hole mobility, lower R_{SD} , reduced short-channel effects




Active Area Width (W) Dependence

- Change in $W \rightarrow$ change in number of channel stripes
 - Each stripe has the same width (hence same V_T & current)
- \rightarrow Width dependence is dramatically lower for SegFET

Saturation Threshold Voltage



Linear Drive Current



Outline

- Introduction
 - Why silicon-germanium ($\text{Si}_{1-x}\text{Ge}_x$) ?
 - Segmented-channel MOSFET (**SegFET**) design
- Device Fabrication
 - Corrugated substrate
 - p-channel MOSFETs
- Results and Discussion
- ***Conclusion***

Conclusion

- Corrugated substrate technology is advantageous for fabrication of $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ pMOSFETs using a conventional process flow:
 - ✓ Higher hole mobility
 - ✓ Improved electrostatic control
 - ✓ Dramatically reduced dependence on active area width

→ Higher performance and reduced variability
...facilitating continued scaling

Acknowledgements

- Semiconductor Research Corporation
 - GRC Graduate Fellowship
 - Contract 2007-VJ-1631
- UC Berkeley Marvell Nanofabrication Laboratory