


Lecture 34: Portable Systems— Technology Background


**Professor Randy H. Katz
Computer Science 252
Fall 1995**

Technology Trends: Microprocessor Capacity





Technology Trends

	<u>Capacity</u>	<u>Speed</u>
Logic	2x in 3 years	2x in 3 years
dRAM	4x in 3 years	1.4x in 10 years
disk	2x in 3 years	1.4x in 10 years




nMOS Transistor



- **Charge on the gate controls the movement of negative charge from source to drain ($V_d > V_s$) through the *channel***
 - No charge on gate => open switch
 - $V_{gs} > V_{th}$ => conducting path
- **Size of minimum transistor is determined by minimum width of polysilicon line, **minimum feature size**, λ**


MOS Scaling

- **Scaling factor α :**




CMOS Logic Gates


Inverter




NAND



NOR



pMOS transistor
(off when charge is applied to gate)




Water model of transistor behavior

Ideal Scaling

$$\frac{L^2}{V} \quad C \quad \frac{LW}{D} \quad I \quad \frac{WV^2}{LD} \quad P_{sw} \quad \frac{CV^2}{2} \quad P_{dc} \quad IV$$

$$\bar{L} = \frac{L}{a} \quad \bar{W} = \frac{W}{a} \quad \bar{D} = \frac{D}{a} \quad \bar{V} = \frac{V}{a}$$

(and increase doping)



$$\frac{\left(\frac{\bar{L}}{\bar{V}}\right)^2}{\left(\frac{L}{V}\right)^2} = 1 \quad \frac{\bar{C}}{C} = \frac{\left(\frac{\bar{L}\bar{W}}{\bar{D}}\right)}{\left(\frac{LW}{D}\right)} = 1 \quad \frac{\bar{I}}{I} = \frac{\left(\frac{1}{a^3}\right)}{\left(\frac{1}{2}\right)} = 1 \quad \frac{\bar{P}}{P} = \frac{1}{2} \quad \frac{\bar{N}}{N} = 2$$

faster less capacitance less current less power more gates


power density?

What if you don't scale the voltage?

MOS Scaling Summary

Parameters		Scaling	Effects
Length	L	1/	Channel length to width ratio unchanged
Width	W	1/	Gate area ... reduced by $1/2$
Gate Oxide	D	1/	Gate dielectric thickness reduced by 1/
Junction Depth	Xj	1/	Gate cap sq Cg reduced by 1/
Layer Thickness	t	1/	Parasitic capacitances (fXj) reduced by 1/ Resistance layer thickness reduced by 1/
Subs. Doping	N		Resistivity reduced by 1/ Sheet resistance $R_s = \rho/t$ unchanged Time delay = $R_s \times \text{sq Cg}$ reduced by 1/ Inverter/gate delay reduced by 1/
Supply Voltage	Vdd	1/	Current reduced by 1/ X-section of conductors reduced by $1/2$ Current density increased by Logic levels reduced by 1/ Power diss Pd reduced by $1/2$ Power-speed product reduced by $1/3$ Switching Energy/circuit $fCgV_{dd}^2$ reduced by $1/3$ Components/unit area increased by 2 Complexity/chip increased by 2 Power diss/unit area unchanged

Wire and Interconnect Scaling




Wire of length L , width W , thickness t , and resistivity

Resistance unscaled: $R_u = L / (W t)$

Resistance scaled: $R_{sc} = \frac{L}{W t / 2}$

$R_{sc} = R_u$

Sheet Resistance $R_s = \rho / t$



$R = R_s L / W$: R_s must increase by 2 when t is scaled down by $1/2$

I down by $1/2$, IR drops remain constant

Since voltage scales down by $1/2$, this scales up *relatively* by 2

$\tau_{sc} = (2 R) (C/2) = R C = \text{constant} = \tau$

Time delays of local wires do not scale!

Time delays of global wires scale UP by α

Local communication is at a premium

Wire and Interconnect Scaling Summary

Current density: $J = I / (W t)$

Scaled current density: $J_{sc} = \frac{(I /)}{(W t / ^2)} = J$

Parameters	Scaling Factor
Line Resistance R	
Line Voltage Drop Vd	1
Normalized Line Volt drop Vd/V	
Current Density J	
Normalized contact, voltage drop Vc/V	2

Transistor Timing Model

$$I_{ds} = \frac{\text{charge in transit}}{\text{transit time}} = \frac{Q}{\tau} = \frac{-C_g (V_{gs} - V_{th})}{\tau}$$

τ = time for charge to travel across channel

$$= \frac{L}{\text{velocity}} = \frac{L}{\mu E} = \frac{L^2}{\mu V_{ds}}$$

mobility ($\text{cm}^2 / \text{volt-sec}$)

$$C_g = \frac{\epsilon A}{D} = \frac{\epsilon W L}{D}$$

permittivity


$$I_{ds} = \frac{\mu e W}{LD} (V_{gs} - V_{th}) V_{ds}$$

in resistive region


$$I_{ds} = \frac{\mu e W}{LD} (V_{gs} - V_{th})^2$$

in saturation


Model of Behavior



Cut Off: $V_{gs} < V_{th}$ ($V_{gb} - V_{th} < V_{sb}$)
 $I_{ds} = 0$



Resistive: $V_{gs} > V_{th}$, $V_{ds} < V_{gs} - V_{th}$
 $I_{ds} \propto V_{ds}$




Saturation: $V_{gs} > V_{th}$, $V_{ds} > V_{gs} - V_{th}$
 $I_{ds} \propto (V_{gs} - V_{th})$

Performance Capacity


- **Feature size shrinks about 10% per year**
 - Switch speeds improve by 1.2x per year
 - Switching density increases by 1.2x per year
- **Die area increases by about 20% per year**
 - Total computing power increases by 1.73 x per year (1.2^3)

If we can utilize every gate all the time!

Processor Structure




Fanout



Time to fill the tank: $t = C / g$

- C: capacity of the tank (capacitance)**
- g: pipe flow (transistor strength)**



FanOut 4 Inverter (FO4)

FO4 Timing Model

Gates:

Inv	1.0	Passgate	0.5 (FO2)
Nand2	1.5	Mux2	1.5
Nand4	2.0	Mux4	2.0
Nor2	1.5		
Nor4	3.0	TriBuff	2.0
Latch	1.5		2.5 (FO16)

Larger Units


Adder (32 bit, not ALU)	12 - 14
RegFile	11 - 13
Precharge compare	1.25 / 4 bits
Memory (address to data, 8Kbyte)	16-20

Wires (32 bit data path in .8 μ , 1mm x 4mm)

Control wire (1 mm X 2) = 10 Cg + 32 gates > 3 FO4


Global data bus = 20 Cg + GateCap + DiffCap

Typical Critical Paths



- Sparc / MIPS R3000 style pipelines ~ 24-25 FO4
- Alpha, R4400 style ~ 20 FO4
- Where is the critical path?
 - Register file access
 - ALU
 - Address -> cache
 - Cache data -> DP
 - Branch condition and address
 - TLB


What goes in a RAM?



Splitting the address into row x col allows aspect ratio and speed to be controlled.

RAM Cells


6-T Static RAM cell




Read:

- precharge bit and $\bar{\text{bit}}$ to V_{dd}
- row select
- cell pulls one line low
- sense amp on each column
- detects differential signal

Dual Ported SRAM cell



1-T dynamic RAM cell




VLSI Design Styles

Full Custom

Standard Cell

Sea of Gates

Gate Arrays



NRE, Inventory Risks, Design Risks, Turn-around

