



## Combinational Logic Implementation

- Two-level logic
  - Implementations of two-level logic
  - NAND/NOR
- Multi-level logic
  - Factored forms
  - And-or-invert gates
- Time behavior
  - Gate delays
  - Hazards
- Regular logic
  - Multiplexers
  - Decoders
  - PAL/PLAs
  - ROMs

CS.150 - Spring 2001 - Combinational Implementation - 1

## Implementations of Two-level Logic


- Sum-of-products
  - AND gates to form product terms (minterms)
  - OR gate to form sum
- Product-of-sums
  - OR gates to form sum terms (maxterms)
  - AND gates to form product



CS.150 - Spring 2001 - Combinational Implementation - 2

## Two-level Logic using NAND Gates


- Replace minterm AND gates with NAND gates
- Place compensating inversion at inputs of OR gate



CS.150 - Spring 2001 - Combinational Implementation - 3

## Two-level Logic using NAND Gates (cont'd)


- OR gate with inverted inputs is a NAND gate
  - de Morgan's:  $A' + B' = (A \cdot B)'$
- Two-level NAND-NAND network
  - Inverted inputs are not counted
  - In a typical circuit, inversion is done once and signal distributed



CS.150 - Spring 2001 - Combinational Implementation - 4

## Two-level Logic using NOR Gates


- Replace maxterm OR gates with NOR gates
- Place compensating inversion at inputs of AND gate



CS.150 - Spring 2001 - Combinational Implementation - 5

## Two-level Logic using NOR Gates (cont'd)

- AND gate with inverted inputs is a NOR gate
  - de Morgan's:  $A' \cdot B' = (A + B)'$
- Two-level NOR-NOR network
  - Inverted inputs are not counted
  - In a typical circuit, inversion is done once and signal distributed



CS.150 - Spring 2001 - Combinational Implementation - 6


## Two-level Logic using NAND and NOR Gates

### NAND-NAND and NOR-NOR networks

- de Morgan's law:  $(A + B)' = A' \cdot B'$   
 $(A \cdot B)' = A' + B'$
- written differently:  $A + B = (A' \cdot B)'$   
 $(A \cdot B) = (A' + B)'$

### In other words --

- OR is the same as NAND with complemented inputs
- AND is the same as NOR with complemented inputs
- NAND is the same as OR with complemented inputs
- NOR is the same as AND with complemented inputs




CS.150 - Spring 2001 - Combinational Implementation - 7

## Conversion Between Forms

### Convert from networks of ANDs and ORs to networks of NANDs and NORs

- Introduce appropriate inversions ("bubbles")
- Each introduced "bubble" must be matched by a corresponding "bubble"
- Conservation of inversions
- Do not alter logic function


### Example: AND/OR to NAND/NAND



CS.150 - Spring 2001 - Combinational Implementation - 8

## Conversion Between Forms (cont'd)

### Example: verify equivalence of two forms




$$\begin{aligned} Z &= [(A \cdot B)' \cdot (C \cdot D)']' \\ &= [(A' + B') \cdot (C' + D)']' \\ &= [(A' + B') + (C' + D)']' \\ &= (A \cdot B) + (C \cdot D) \checkmark \end{aligned}$$

CS.150 - Spring 2001 - Combinational Implementation - 9

## Conversion Between Forms (cont'd)


### Example: map AND/OR network to NOR/NOR network



CS.150 - Spring 2001 - Combinational Implementation - 10

## Conversion Between Forms (cont'd)

### Example: verify equivalence of two forms



$$\begin{aligned} Z &= \{ [(A' + B') + (C' + D)'] \}' \\ &= \{ (A' + B') \cdot (C' + D) \}' \\ &= (A' + B') + (C' + D)' \\ &= (A \cdot B) + (C \cdot D) \checkmark \end{aligned}$$

CS.150 - Spring 2001 - Combinational Implementation - 11


## Multi-level Logic

### $x = A D F + A E F + B D F + B E F + C D F + C E F + G$

- Reduced sum-of-products form - already simplified
- 6 x 3-input AND gates + 1 x 7-input OR gate (may not exist!)
- 25 wires (19 literals plus 6 internal wires)

### $x = (A + B + C)(D + E)F + G$


- Factored form - not written as two-level S-o-P
- 1 x 3-input OR gate, 2 x 2-input OR gates, 1 x 3-input AND gate
- 10 wires (7 literals plus 3 internal wires)



CS.150 - Spring 2001 - Combinational Implementation - 12


### Conversion of Multi-level Logic to NAND Gates

$F = A(B + CD) + BC'$




### Conversion of Multi-level Logic to NORs

$F = A(B + CD) + BC'$




### Conversion Between Forms

**Example**



### AND-OR-Invert Gates

- AOI function: three stages of logic—AND, OR, Invert
- Multiple gates "packaged" as a single circuit block



### Conversion to AOI Forms

- General procedure to place in AOI form
  - Compute complement of the function in sum-of-products form
  - By grouping the 0s in the Karnaugh map
- Example: XOR implementation-- $\underline{\text{xor}} B = A' B + A B'$ 
  - AOI form:  $F = (A' B' + A B)'$



### Examples of using AOI gates


- Example:
  - $F = B C' + A C' + A B$
  - $F' = A' B' + A' C + B' C$
  - Implemented by 2-input 3-stack AOI gate
- $F = (A + B)(A + C)(B + C)$ 
  - $F' = (B' + C)(A' + C)(A' + B')$
  - Implemented by 2-input 3-stack AOI gate
- Example: 4-bit equality function
  - $Z = (A_0 B_0 + A_0' B_0')(A_1 B_1 + A_1' B_1')(A_2 B_2 + A_2' B_2')(A_3 B_3 + A_3' B_3')$

	A			
	0	1	1	1
C	0	0	1	0
	B			

each implemented in a single 2x2 AOI gate

## Examples of Using AOI Gates (cont'd)

### Example: AOI implementation of 4-bit equality function



CS 150 - Spring 2001 - Combinational Implementation - 19

## Summary for Multi-level Logic

### Advantages

- Circuits may be smaller
- Gates have smaller fan-in
- Circuits may be faster

### Disadvantages

- More difficult to design
- Tools for optimization are not as good as for two-level
- Analysis is more complex

CS 150 - Spring 2001 - Combinational Implementation - 20

## Time Behavior of Combinational Networks

### Waveforms

- Visualization of values carried on signal wires over time
- Useful in explaining sequences of events (changes in value)

### Simulation tools are used to create these waveforms

- Input to the simulator includes gates and their connections
- Input stimulus, that is, input signal waveforms

### Some terms

- Gate delay—time for change at input to cause change at output
  - Min delay—typical/nominal delay—max delay
  - Careful designers design for the worst case
- Rise time—time for output to transition from low to high voltage
- Fall time—time for output to transition from high to low voltage
- Pulse width—time an output stays high or low between changes

CS 150 - Spring 2001 - Combinational Implementation - 21


## Momentary Changes in Outputs

### Can be useful—pulse shaping circuits

### Can be a problem—incorrect circuit operation (glitches/hazards)

### Example: pulse shaping circuit


- $A' \cdot A = 0$
- delays matter in function



CS 150 - Spring 2001 - Combinational Implementation - 22

## Oscillatory Behavior

### Another pulse shaping circuit



CS 150 - Spring 2001 - Combinational Implementation - 23

## Hazards/Glitches

### Hazards/glitches: unwanted switching at the outputs

- Occur when different paths through circuit have different propagation delays
  - As in pulse shaping circuits we just analyzed
- Dangerous if logic causes an action while output is unstable
  - May need to guarantee absence of glitches

### Usual solutions

- 1) Wait until signals are stable (by using a clock): preferable (easiest to design when there is a clock - *synchronous* design)
- 2) Design hazard-free circuits: sometimes necessary (clock not used - *asynchronous* design)

CS 150 - Spring 2001 - Combinational Implementation - 24

## Types of Hazards

### Static 1-hazard

- Input change causes output to go from 1 to 0 to 1



### Static 0-hazard

- Input change causes output to go from 0 to 1 to 0



### Dynamic hazards

- Input change causes a double change from 0 to 1 to 0 to 1 OR from 1 to 0 to 1 to 0



CS 150 - Spring 2001 - Combinational Implementation - 25


## Static Hazards

- Due to a literal and its complement momentarily taking on the same value

- Thru different paths with different delays and reconverging

- May cause an output that should have stayed at the same value to momentarily take on the wrong value

- Example:



CS 150 - Spring 2001 - Combinational Implementation - 26


## Dynamic Hazards

- Due to the same versions of a literal taking on opposite values

- Thru different paths with different delays and reconverging

- May cause an output that was to change value to change 3 times instead of once

- Example:



CS 150 - Spring 2001 - Combinational Implementation - 27


## Making Connections

- Direct point-to-point connections between gates

- Wires we've seen so far

- Route one of many inputs to a single output --- *multiplexer*

- Route a single input to one of many outputs --- *demultiplexer*




CS 150 - Spring 2001 - Combinational Implementation - 28

## Mux and Demux

- Switch implementation of multiplexers and demultiplexers

- Can be composed to make arbitrary size switching networks


- Used to implement multiple-source/multiple-destination interconnections



CS 150 - Spring 2001 - Combinational Implementation - 29

## Mux and Demux (cont'd)

- Uses of multiplexers/demultiplexers in multi-point connections




CS 150 - Spring 2001 - Combinational Implementation - 30

## Multiplexers/Selectors

### Multiplexers/Selectors: general concept


- 2<sup>n</sup> data inputs, n control inputs (called "selects"), 1 output
- Used to connect 2<sup>n</sup> points to a single point
- Control signal pattern forms binary index of input connected to output



CS 150 - Spring 2001 - Combinational Implementation - 31

## Multiplexers/Selectors (cont'd)


- 2:1 mux:  $Z = A'I_0 + AI_1$
- 4:1 mux:  $Z = A'B'I_0 + A'B'I_1 + A'B'I_2 + A'BI_3$
- 8:1 mux:  $Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$
- In general,  $Z = \sum_{k=0}^{2^n-1} (m_k I_k)$
- in minterm shorthand form for a 2<sup>n</sup>:1 Mux




CS 150 - Spring 2001 - Combinational Implementation - 32

## Gate Level Implementation of Muxes

### 2:1 mux




### 4:1 mux



CS 150 - Spring 2001 - Combinational Implementation - 33

## Cascading Multiplexers

- Large multiplexers implemented by cascading smaller ones




CS 150 - Spring 2001 - Combinational Implementation - 34

## Multiplexers as General-purpose Logic

- 2<sup>n</sup>:1 multiplexer implements any function of n variables
- With the variables used as control inputs and
- Data inputs tied to 0 or 1
- In essence, a lookup table

### Example:

$$\begin{aligned}
 F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\
 &= A'B'C' + A'BC' + ABC' + ABC \\
 &= A'B'(C') + A'B(C') + AB'(0) + AB(1)
 \end{aligned}$$




CS 150 - Spring 2001 - Combinational Implementation - 35

## Multiplexers as General-purpose Logic (cont'd)


- 2<sup>n</sup>:1 mux can implement any function of n variables
- With n-1 variables used as control inputs and
- Data inputs tied to the last variable or its complement

### Example:

$$\begin{aligned}
 F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\
 &= A'B'C' + A'BC' + ABC' + ABC \\
 &= A'B'(C') + A'B(C') + AB'(0) + AB(1)
 \end{aligned}$$




CS 150 - Spring 2001 - Combinational Implementation - 36




## Multiplexers as General-purpose Logic (cont'd)

### Generalization



### Example: $F(A, B, C, D)$ implemented by an 8:1 MUX



CS 150 - Spring 2001 - Combinational Implementation - 37

## Demultiplexers/Decoders

### Decoders/demultiplexers: general concept

- Single data input,  $n$  control inputs,  $2^n$  outputs
- Control inputs (called "selects" (S)) represent binary index of output to which the input is connected
- Data input usually called "enable" (G)

#### 1:2 Decoder:

$$00 = G S'$$

$$01 = G S$$

$$10 = G S'$$

$$11 = G S$$

#### 3:8 Decoder:

$$00 = G S_2' S_1' S_0'$$

$$01 = G S_2' S_1' S_0$$

$$02 = G S_2' S_1 S_0'$$

$$03 = G S_2' S_1 S_0$$

$$04 = G S_2 S_1' S_0'$$

$$05 = G S_2 S_1' S_0$$


$$06 = G S_2 S_1 S_0'$$

$$07 = G S_2 S_1 S_0$$


CS 150 - Spring 2001 - Combinational Implementation - 38

## Gate Level Implementation of Demultiplexers

### 1:2 Decoders



### 2:4 Decoders




CS 150 - Spring 2001 - Combinational Implementation - 39

## Demultiplexers as General-purpose Logic

### $n:2^n$ decoder implements any function of $n$ variables

- With the variables used as control inputs
- Enable inputs tied to 1 and
- Appropriate minterms summed to form the function




CS 150 - Spring 2001 - Combinational Implementation - 40

## Demultiplexers as General-purpose Logic (cont'd)

$$F1 = A' B C' D + A' B' C D + A B C D$$

$$F2 = A B C' D' + A B C$$

$$F3 = (A' + B' + C' + D')$$




CS 150 - Spring 2001 - Combinational Implementation - 41

## Cascading Decoders

### 5:32 decoder


- 1x2:4 decoder
- 4x3:8 decoders



CS 150 - Spring 2001 - Combinational Implementation - 42

## Programmable Logic Arrays

- Pre-fabricated building block of many AND/OR gates
- Actually NOR or NAND
- "Personalized" by making or breaking connections among gates
- Programmable array block diagram for sum of products form



CS 150 - Spring 2001 - Combinational Implementation - 43

## Enabling Concept

- Shared product terms among outputs

example:  
 $F_0 = A + B'C'$   
 $F_1 = AC' + AB$   
 $F_2 = B'C' + AB$   
 $F_3 = B'C' + A$

personality matrix

product term	inputs			outputs			
	A	B	C	F0	F1	F2	F3
AB	1	1	-	0	1	1	0
B'C	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1


input side:  
 1 = uncomplemented in term  
 0 = complemented in term  
 - = does not participate

output side:  
 1 = term connected to output  
 0 = no connection to output  
 reuse of terms

CS 150 - Spring 2001 - Combinational Implementation - 44

## Before Programming


- All possible connections available before "programming"
- In reality, all AND and OR gates are NANDs



CS 150 - Spring 2001 - Combinational Implementation - 45

## After Programming


- Unwanted connections are "blown"
- Fuse (normally connected, break unwanted ones)
- Anti-fuse (normally disconnected, make wanted connections)



CS 150 - Spring 2001 - Combinational Implementation - 46

## Alternate Representation for High Fan-in Structures

- Short-hand notation--don't have to draw all the wires
- Signifies a connection is present and perpendicular signal is an input to gate




CS 150 - Spring 2001 - Combinational Implementation - 47

## Programmable Logic Array Example

- Multiple functions of A, B, C

- $F_1 = ABC$
- $F_2 = A + B + C$
- $F_3 = A'B'C'$
- $F_4 = A' + B' + C'$
- $F_5 = A \text{ xor } B \text{ xor } C$
- $F_6 = A \text{ xnor } B \text{ xnor } C$

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	1	1	0	0	0
0	0	1	0	1	1	1	1	0
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	1	0	1	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	0	1	1	1



CS 150 - Spring 2001 - Combinational Implementation - 48



## PALs and PLAs


### Programmable logic array (PLA)

- What we've seen so far
- Unconstrained fully-general AND and OR arrays

### Programmable array logic (PAL)

- Constrained topology of the OR array
- Innovation by Monolithic Memories
- Faster and smaller OR plane

a given column of the OR array has access to only a subset of the possible product terms




CS 150 - Spring 2001 - Combinational Implementation - 49


## PALs and PLAs: Design Example

### BCD to Gray code converter


A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	-	-	-	-	-
1	1	-	-	-	-	-	-




K-map for W



K-map for X



K-map for Y



K-map for Z


minimized functions:

$$\begin{aligned} W &= A + B D + B C \\ X &= B C' \\ Y &= B + C \\ Z &= A B C D + B C D + A D' + B' C D' \end{aligned}$$

CS 150 - Spring 2001 - Combinational Implementation - 50

## PALs and PLAs: Design Example (cont'd)

### Code converter: programmed PAL



minimized functions:

$$\begin{aligned} W &= A + B D + B C \\ X &= B C' \\ Y &= B + C \\ Z &= A B C D + B C D + A D' + B' C D' \end{aligned}$$

not a particularly good candidate for PAL/PLA implementation since no terms are shared among outputs


however, much more compact and regular implementation when compared with discrete AND and OR gates

CS 150 - Spring 2001 - Combinational Implementation - 51

## PALs and PLAs: Design Example (cont'd)

### Code converter: programmed PAL

4 product terms per each OR gate




CS 150 - Spring 2001 - Combinational Implementation - 52

## PALs and PLAs: Design Example (cont'd)

### Code converter: NAND gate implementation

- Loss of regularity, harder to understand
- Harder to make changes



CS 150 - Spring 2001 - Combinational Implementation - 53

## PALs and PLAs: Another Design Example

### Magnitude comparator

A	B	C	D	EQ	NE
1	1	1	1	1	1
1	1	1	0	0	1
1	1	0	1	0	1
1	1	0	0	0	1
1	0	1	1	0	1
1	0	1	0	0	1
1	0	0	1	0	1
1	0	0	0	0	1
0	1	1	1	0	1
0	1	1	0	0	1
0	1	0	1	0	1
0	1	0	0	0	1
0	0	1	1	0	1
0	0	1	0	0	1
0	0	0	1	0	1
0	0	0	0	1	0

K-map for EQ

A	B	C	D	NE
0	1	1	1	1
0	1	1	0	1
0	1	0	1	1
0	1	0	0	1
0	0	1	1	1
0	0	1	0	1
0	0	0	1	1
0	0	0	0	1
1	1	1	1	0
1	1	1	0	0
1	1	0	1	0
1	1	0	0	0
1	0	1	1	0
1	0	1	0	0
1	0	0	1	0
1	0	0	0	0


K-map for NE

A	B	C	D	LT
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	1	1	0
0	1	1	0	0
0	1	0	1	0
0	1	0	0	0
1	1	1	1	0
1	1	1	0	0
1	1	0	1	0
1	1	0	0	0
1	0	1	1	0
1	0	1	0	0
1	0	0	1	0
1	0	0	0	0

K-map for LT

A	B	C	D	GT
0	1	1	1	1
0	1	1	0	1
0	1	0	1	1
0	1	0	0	1
0	0	1	1	1
0	0	1	0	1
0	0	0	1	1
0	0	0	0	1
1	1	1	1	0
1	1	1	0	0
1	1	0	1	0
1	1	0	0	0
1	0	1	1	0
1	0	1	0	0
1	0	0	1	0
1	0	0	0	0

K-map for GT




CS 150 - Spring 2001 - Combinational Implementation - 54

## Read-only Memories

### Two dimensional array of 1s and 0s

- Entry (row) is called a "word"
- Width of row = word-size
- Index is called an "address"
- Address is input
- Selected word is output



CS 150 - Spring 2001 - Combinational Implementation - 55

## ROMs and Combinational Logic

### Combinational logic implementation (two-level canonical form) using a ROM

$$F_0 = A'B'C + A'B'C' + A'B'C$$


$$F_1 = A'B'C + A'B'C' + ABC$$

$$F_2 = A'B'C' + A'B'C + A'B'C'$$

$$F_3 = A'B'C + A'B'C' + A'B'C'$$

A	B	C	F0	F1	F2	F3
0	0	0	0	1	0	0
0	0	1	1	1	0	0
0	1	0	1	0	0	0
0	1	1	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0

truth table




block diagram

CS 150 - Spring 2001 - Combinational Implementation - 56

## ROM Structure

- Similar to a PLA structure but with a fully decoded AND array
- Completely flexible OR array (unlike PAL)



CS 150 - Spring 2001 - Combinational Implementation - 57

## ROM vs. PLA

- ROM approach advantageous when
  - Design time is short (no need to minimize output functions)
  - Most input combinations are needed (e.g., code converters)
  - Little sharing of product terms among output functions
- ROM problems
  - Size doubles for each additional input
  - Can't exploit don't cares
- PLA approach advantageous when
  - Design tools are available for multi-output minimization
  - There are relatively few unique minterm combinations
  - Many minterms are shared among the output functions
- PAL problems
  - Constrained fan-ins on OR plane

CS 150 - Spring 2001 - Combinational Implementation - 58

## Regular Logic Structures for Two-level Logic

- ROM - full AND plane, general OR plane
  - Cheap (high-volume component)
  - Can implement any function of  $n$  inputs
  - Medium speed
- PAL - programmable AND plane, fixed OR plane
  - Intermediate cost
  - Can implement functions limited by number of terms
  - High speed (only one programmable plane that is much smaller than ROM's decoder)
- PLA - programmable AND and OR planes
  - Most expensive (most complex in design, need more sophisticated tools)
  - Can implement any function up to a product term limit
  - Slow (two programmable planes)

CS 150 - Spring 2001 - Combinational Implementation - 59

## Regular Logic Structures for Multi-level Logic

- Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
  - Efficiency/speed concerns for such a structure
  - Xilinx field programmable gate arrays (FPGAs) are just such programmable multi-level structures
    - Programmable multiplexers for wiring
    - Lookup tables for logic functions (programming fills in the table)
    - Multi-purpose cells (utilization is the big issue)
- Use multiple levels of PALs/PLAs/ROMs
  - Output intermediate result
  - Make it an input to be used in further logic

CS 150 - Spring 2001 - Combinational Implementation - 60

## Combinational Logic Implementation Summary

- **Multi-level Logic**
  - Conversion to NAND-NAND and NOR-NOR networks
  - Transition from simple gates to more complex gate building blocks
  - Reduced gate count, fan-ins, potentially faster
  - More levels, harder to design
- **Time Response in Combinational Networks**
  - Gate delays and timing waveforms
  - Hazards/glitches (what they are and why they happen)
- **Regular Logic**
  - Multiplexers/decoders
  - ROMs
  - PLAs/PALs
  - Advantages/disadvantages of each