




# EECS 373

## Design of Microprocessor-Based Systems

Prabal Dutta  
University of Michigan



Lecture 5: Memory and Peripheral Busses  
September 16, 2014

## Announcements



- Homework #2
- Where was I last week?
  - VLCS'14
  - MobiCom'14
  - HotWireless'14



## Emerging Retail Environment: A Walled Garden



- Often have line-of-sight to lighting
  - Groceries
  - Drugstores
  - Megastores
  - Hardware stores
  - Enterprise settings
- Lots of overhead lighting in retail
- Retailers deploying LED lighting
- Customers using phones in stores
  - Surf, Scan, Share
- Customers installing retailer apps
  - Maps, Barcodes, Deals, Shopping



## Visible Light Communications and Positioning



01100101000

LED Luminaire

Smart Phone

Illuminate

Idle

TX <66>

TX packet Captured using a rolling shutter

Image processing extracts beacon locations and frequencies

$$d_{i,j}^2 = (x_0 - x_i)^2 + (y_0 - y_i)^2 + (z_0 - z_i)^2$$




$$= (K_0 a_0 - K_1 a_i)^2 + (K_0 b_0 - K_1 b_i)^2 + Z^2 (K_0 - K_1)^2$$

$$= K_0^2 (a_0^2 + b_0^2) - 2K_0 K_1 (a_0 a_i + b_0 b_i) + K_1^2 (a_i^2 + b_i^2) + Z^2 (K_0 - K_1)^2$$

$$= (x_0 - x_i)^2 + (y_0 - y_i)^2 + (z_0 - z_i)^2$$

Minimize  $K_0^2 (a_0^2 + b_0^2) + Z^2 (K_0 - K_1)^2$

## Harmonia Tag



## Outline



- Announcements
- Review
- ARM AHB-Lite


## What happens after a power-on-reset (POR)?



- On the ARM Cortex-M3
- SP and PC are loaded from the code (.text) segment
- Initial stack pointer
  - LOC: 0x00000000
  - POR: SP ← mem(0x00000000)
- Interrupt vector table
  - Initial base: 0x00000004
  - Vector table is relocatable
  - Entries: 32-bit values
  - Each entry is an address
  - Entry #1: reset vector
    - LOC: 0x00000004
    - POR: PC ← mem(0x00000004)
- Execution begins

```
.equ    STACK_TOP, 0x20000800
.text
.syntax unified
.thumb
.global _start
.type   start, %function

_start:
.word  STACK_TOP, start
start:
movs  r0, #10
...
```



7

## System Memory Map



Memory Map of Cortex-M3	Memory Map of FPGA Fabric Master, Ethernet MAC, Peripheral DMA
System Registers	0x0040000 - 0x0072000
External Memory Type 1	0x1000000 - 0x1000000
External Memory Type 2	0x1000000 - 0x1000000
External Memory Type 3	0x1000000 - 0x1000000
External Memory Type 4	0x1000000 - 0x1000000
External Memory Type 5	0x1000000 - 0x1000000
External Memory Type 6	0x1000000 - 0x1000000
External Memory Type 7	0x1000000 - 0x1000000
External Memory Type 8	0x1000000 - 0x1000000
External Memory Type 9	0x1000000 - 0x1000000
External Memory Type 10	0x1000000 - 0x1000000
External Memory Type 11	0x1000000 - 0x1000000
External Memory Type 12	0x1000000 - 0x1000000
External Memory Type 13	0x1000000 - 0x1000000
External Memory Type 14	0x1000000 - 0x1000000
External Memory Type 15	0x1000000 - 0x1000000
External Memory Type 16	0x1000000 - 0x1000000
External Memory Type 17	0x1000000 - 0x1000000
External Memory Type 18	0x1000000 - 0x1000000
External Memory Type 19	0x1000000 - 0x1000000
External Memory Type 20	0x1000000 - 0x1000000
External Memory Type 21	0x1000000 - 0x1000000
External Memory Type 22	0x1000000 - 0x1000000
External Memory Type 23	0x1000000 - 0x1000000
External Memory Type 24	0x1000000 - 0x1000000
External Memory Type 25	0x1000000 - 0x1000000
External Memory Type 26	0x1000000 - 0x1000000
External Memory Type 27	0x1000000 - 0x1000000
External Memory Type 28	0x1000000 - 0x1000000
External Memory Type 29	0x1000000 - 0x1000000
External Memory Type 30	0x1000000 - 0x1000000
External Memory Type 31	0x1000000 - 0x1000000
External Memory Type 32	0x1000000 - 0x1000000
External Memory Type 33	0x1000000 - 0x1000000
External Memory Type 34	0x1000000 - 0x1000000
External Memory Type 35	0x1000000 - 0x1000000
External Memory Type 36	0x1000000 - 0x1000000
External Memory Type 37	0x1000000 - 0x1000000
External Memory Type 38	0x1000000 - 0x1000000
External Memory Type 39	0x1000000 - 0x1000000
External Memory Type 40	0x1000000 - 0x1000000
External Memory Type 41	0x1000000 - 0x1000000
External Memory Type 42	0x1000000 - 0x1000000
External Memory Type 43	0x1000000 - 0x1000000
External Memory Type 44	0x1000000 - 0x1000000
External Memory Type 45	0x1000000 - 0x1000000
External Memory Type 46	0x1000000 - 0x1000000
External Memory Type 47	0x1000000 - 0x1000000
External Memory Type 48	0x1000000 - 0x1000000
External Memory Type 49	0x1000000 - 0x1000000
External Memory Type 50	0x1000000 - 0x1000000
External Memory Type 51	0x1000000 - 0x1000000
External Memory Type 52	0x1000000 - 0x1000000
External Memory Type 53	0x1000000 - 0x1000000
External Memory Type 54	0x1000000 - 0x1000000
External Memory Type 55	0x1000000 - 0x1000000
External Memory Type 56	0x1000000 - 0x1000000
External Memory Type 57	0x1000000 - 0x1000000
External Memory Type 58	0x1000000 - 0x1000000
External Memory Type 59	0x1000000 - 0x1000000
External Memory Type 60	0x1000000 - 0x1000000
External Memory Type 61	0x1000000 - 0x1000000
External Memory Type 62	0x1000000 - 0x1000000
External Memory Type 63	0x1000000 - 0x1000000
External Memory Type 64	0x1000000 - 0x1000000
External Memory Type 65	0x1000000 - 0x1000000
External Memory Type 66	0x1000000 - 0x1000000
External Memory Type 67	0x1000000 - 0x1000000
External Memory Type 68	0x1000000 - 0x1000000
External Memory Type 69	0x1000000 - 0x1000000
External Memory Type 70	0x1000000 - 0x1000000
External Memory Type 71	0x1000000 - 0x1000000
External Memory Type 72	0x1000000 - 0x1000000
External Memory Type 73	0x1000000 - 0x1000000
External Memory Type 74	0x1000000 - 0x1000000
External Memory Type 75	0x1000000 - 0x1000000
External Memory Type 76	0x1000000 - 0x1000000
External Memory Type 77	0x1000000 - 0x1000000
External Memory Type 78	0x1000000 - 0x1000000
External Memory Type 79	0x1000000 - 0x1000000
External Memory Type 80	0x1000000 - 0x1000000
External Memory Type 81	0x1000000 - 0x1000000
External Memory Type 82	0x1000000 - 0x1000000
External Memory Type 83	0x1000000 - 0x1000000
External Memory Type 84	0x1000000 - 0x1000000
External Memory Type 85	0x1000000 - 0x1000000
External Memory Type 86	0x1000000 - 0x1000000
External Memory Type 87	0x1000000 - 0x1000000
External Memory Type 88	0x1000000 - 0x1000000
External Memory Type 89	0x1000000 - 0x1000000
External Memory Type 90	0x1000000 - 0x1000000
External Memory Type 91	0x1000000 - 0x1000000
External Memory Type 92	0x1000000 - 0x1000000
External Memory Type 93	0x1000000 - 0x1000000
External Memory Type 94	0x1000000 - 0x1000000
External Memory Type 95	0x1000000 - 0x1000000
External Memory Type 96	0x1000000 - 0x1000000
External Memory Type 97	0x1000000 - 0x1000000
External Memory Type 98	0x1000000 - 0x1000000
External Memory Type 99	0x1000000 - 0x1000000
External Memory Type 100	0x1000000 - 0x1000000

Figure 2-4 • System Memory Map with 64 Kbytes of SRAM

## Accessing memory locations from C



- Memory has an address and value
- Can equate a pointer to desired address
- Can set/get de-referenced value to change memory

```
#define SYSREG_SOFT_RST_CR 0xE0042030

uint32_t *reg = (uint32_t *)SYSREG_SOFT_RST_CR;

main () {
    *reg |= 0x00004000; // Reset GPIO hardware
    *reg &= ~(0x00004000);
}
```

9

## Some useful C keywords



- const
  - Makes variable value or pointer parameter unmodifiable
  - const foo = 32;
- register
  - Tells compiler to locate variables in a CPU register if possible
  - register int x;
- static
  - Preserve variable value after its scope ends
  - Does not go on the stack
  - static int x;
- volatile
  - Opposite of const
  - Can be changed in the background
  - volatile int i;

10

## What happens when this “instruction” executes?



```
#include <stdio.h>
#include <inttypes.h>

#define REG_F00 0x40000140

main () {
    uint32_t *reg = (uint32_t *)REG_F00;
    *reg += 3;

    printf("0x%x\n", *reg); // Prints out new value
}
```

11


## “\*reg += 3” is turned into a ld, add, str sequence



- Load instruction
  - A bus read operation commences
  - The CPU drives the address “reg” onto the address bus
  - The CPU indicated a read operation is in process (e.g. R/W#)
  - Some “handshaking” occurs
  - The target drives the contents of “reg” onto the data lines
  - The contents of “reg” is loaded into a CPU register (e.g. r0)
- Add instruction
  - An immediate add (e.g. add r0, #3) adds three to this value
- Store instruction
  - A bus write operation commences
  - The CPU drives the address “reg” onto the address bus
  - The CPU indicated a write operation is in process (e.g. R/W#)
  - Some “handshaking” occurs
  - The CPU drives the contents of “r0” onto the data lines
  - The target stores the data value into address “reg”

12

## Modern embedded systems have multiple busses



13

## Why have so many busses?





- Many designs considerations
  - Master vs Slave
  - Internal vs External
  - Bridged vs Flat
  - Memory vs Peripheral
  - Synchronous vs Asynchronous
  - High-speed vs low-speed
  - Serial vs Parallel
  - Single master vs multi master
  - Single layer vs multi layer
  - Multiplexed A/D vs demultiplexed A/D
- Discussion: what are some of the tradeoffs?

14

## APB



- IDLE
  - Default APB state
- SETUP
  - When transfer required
  - PSELx is asserted
  - Only one cycle
- ACCESS
  - PENABLE is asserted
  - Addr, write, select, and write data remain stable
  - Stay if PREADY = L
  - Goto IDLE if PREADY = H and no more data
  - Goto SETUP if PREADY = H and more data pending



15


## APB signal definitions



- PCLK: the bus clock source (rising-edge triggered)
- PSETn: the bus (and typically system) reset signal (active low)
- PADDR: the APB address bus (can be up to 32-bits wide)
- PSELx: the select line for each slave device
- PENABLE: indicates the 2<sup>nd</sup> and subsequent cycles of an APB xfer
- PWRITE: indicates transfer direction (Write=H, Read=L)
- PWDATA: the write data bus (can be up to 32-bits wide)
- PREADY: used to extend a transfer
- PRDATA: the read data bus (can be up to 32-bits wide)
- PSLVERR: indicates a transfer error (OKAY=L, ERROR=H)


16

Let's say we want a device that provides data from a switch on a read to any address it is assigned. (so returns a 0 or 1)




17

Device provides data from switch A if address 0x00001000 is read from. B if address 0x00001004 is read from



18

All reads read from register, all writes write...



We are assuming APB only gets lowest 8 bits of address here...

Outline




- Announcements
- Review
- ARM AHB-Lite

### Advanced Microcontroller Bus Architecture (AMBA)



- Advanced High-performance Bus (AHB)
- Advanced Peripheral Bus (APB)




#### AHB

- High performance
- Pipelined operation
- Burst transfers
- Multiple bus masters
- Split transactions

#### APB

- Low power
- Latched address/control
- Simple interface
- Suitable of many peripherals


### Actel SmartFusion system/bus architecture



### AHB-Lite supports single bus master and provides high-bandwidth operation





- Burst transfers
- Single clock-edge operation
- Non-tri-state implementation
- Configurable bus width



### AHB-Lite bus master/slave interface



- Global signals
  - HCLK
  - HRESETn
- Master out/slave in
  - HADDR (address)
  - HWDATA (write data)
  - Control
    - HWRITE
    - HSIZE
    - HBURST
    - HPROT
    - HTRANS
    - HMASTLOCK
- Slave out/master in
  - HRDATA (read data)
  - HREADY
  - HRESP



## AHB-Lite signal definitions



- Global signals
  - HCLK: the bus clock source (rising-edge triggered)
  - HRESETn: the bus (and system) reset signal (active low)
- Master out/slave in
  - HADDR[31:0]: the 32-bit system address bus
  - HWDATA[31:0]: the system write data bus
  - Control
    - HWRITE: indicates transfer direction (Write=1, Read=0)
    - HSIZE[2:0]: indicates size of transfer (byte, halfword, or word)
    - HBURST[2:0]: indicates single or burst transfer (1, 4, 8, 16 beats)
    - HPROT[3:0]: provides protection information (e.g. I or D; user or handler)
    - HTRANS: indicates current transfer type (e.g. idle, busy, nonseq, seq)
    - HMASTLOCK: indicates a locked (atomic) transfer sequence
- Slave out/master in
  - HRDATA[31:0]: the slave read data bus
  - HREADY: indicates previous transfer is complete
  - HRESP: the transfer response (OKAY=0, ERROR=1)


25

## Key to timing diagram conventions



### Timing diagrams

- Clock
- Stable values
- Transitions
- High-impedance




### Signal conventions

- Lower case 'n' denote active low (e.g. RESETn)
- Prefix 'H' denotes AHB
- Prefix 'P' denotes APB


26

## Basic read and write transfers with no wait states




27

## Read transfer with two wait states




28

## Write transfer with one wait state



29

## Wait states extend the address phase of next transfer



30


## Transfers can be of four types (HTRANS[1:0])



- IDLE (b00)
  - No data transfer is required
  - Slave must OKAY w/o waiting
  - Slave must ignore IDLE
- BUSY (b01)
  - Insert idle cycles in a burst
  - Burst will continue afterward
  - Address/control reflects next transfer in burst
  - Slave must OKAY w/o waiting
  - Slave must ignore BUSY
- NONSEQ (b10)
  - Indicates single transfer or first transfer of a burst
  - Address/control unrelated to prior transfers
- SEQ (b11)
  - Remaining transfers in a burst
  - Addr = prior addr + transfer size

31

## A four beat burst with master busy and slave wait



32

## Controlling the size (width) of a transfer



- HSIZE[2:0] encodes the size
- The cannot exceed the data bus width (e.g. 32-bits)
- HSIZE + HBURST is determines wrapping boundary for wrapping bursts
- HSIZE must remain constant throughout a burst transfer

HSIZE[2]	HSIZE[1]	HSIZE[0]	Size (bits)	Description
0	0	0	8	Byte
0	0	1	16	Halfword
0	1	0	32	Word
0	1	1	64	Doubleword
1	0	0	128	4-word line
1	0	1	256	8-word line
1	1	0	512	-
1	1	1	1024	-

33

## Controlling the burst beats (length) of a transfer




- Burst of 1, 4, 8, 16, and undef
- HBURST[2:0] encodes the type
- Incremental burst
- Wrapping bursts
  - 4 beats x 4-byte words wrapping
  - Wraps at 16 byte boundary
  - E.g. 0x34, 0x38, 0x3c, 0x30,...
- Bursts must not cross 1KB address boundaries

HBURST[2:0]	Type	Description
b000	SINGLE	Single burst
b001	INCR	Incrementing burst of undefined length
b010	WRAP4	4-beat wrapping burst
b011	INCR4	4-beat incrementing burst
b100	WRAP8	8-beat wrapping burst
b101	INCR8	8-beat incrementing burst
b110	WRAP16	16-beat wrapping burst
b111	INCR16	16-beat incrementing burst


34

## A four beat wrapping burst (WRAP4)




35

## A four beat incrementing burst (INCR4)




36

## An eight beat wrapping burst (WRAP8)




37

## An eight beat incrementing burst (INCR8) using half-word transfers



38

## An undefined length incrementing burst (INCR)




39

## Multi-master AHB-Lite requires a multi-layer interconnect



- AHB-Lite is single-master
- Multi-master operation
  - Must isolate masters
  - Each master assigned to layer
  - Interconnect arbitrates slave accesses
- Full crossbar switch often unnecessary
  - Slaves 1, 2, 3 are shared
  - Slaves 4, 5 are local to Master 1



40



Questions?

Comments?

Discussion?

41