


EECS 373
Design of Microprocessor-Based Systems
<http://web.eecs.umich.edu/~prabal/teaching/eecs373>




Prabal Dutta
 University of Michigan

Lecture 1: Introduction
 September 2, 2014




What is an embedded system?




Embedded, Everywhere



Embedded, Everywhere - Fitbit




Embedded, Everywhere - WattVision on Kickstarter




What is driving the embedded everywhere explosion?

- Technology Trends
- Design Questions
- Course Administrivia
- Tools Overview/ISA Start


Bell's Law of Computer Classes: A new computing class roughly every decade




Moore's Law (a statement about economics): IC transistor count doubles every 18-24 mo



Dennard Scaling made transistors fast and low-power: So everything got better!




Dennard Scaling...is Dead



And the Party's Over

Decades of exponential performance growth stalled in 2004





Source: NRC, *The Future of Computing Performance, Game Over or Next Level?*




13

Flash memory scaling: Rise of density & volumes; Fall (and rise) of prices



14

Hendy's "Law": Pixels per dollar doubles annually




Credit: Barry Hendy/Wikipedia





15

MEMS Accelerometers: Rapidly falling price and power



16

MEMS Accelerometer in 2012




1.8 µA @ 100 Hz @ 2V supply!

ADXL362
[Analog Devices, 2012]



17

MEMS Gyroscope Chip



J. Seeger, X. Jiang, and B. Boser




18

Energy harvesting and storage: Small doesn't mean powerless...




1st Annual Workshop on
MICRO POWER TECHNOLOGIES
October 22, 2009
Radisson Hotel, San Jose, CA



Thin-film batteries



Piezoelectric [Holst/IMEC]




Electrostatic Energy Harvester [ICL]



Thermoelectric Ambient Energy Harvester [PNNL]




RF [Intel]



Clare Solar Cell



Shock Energy Harvesting CEDRAT Technologies



High Temperature Harvester


Bell's Law, Take 2: Corollary to the Laws of Scale



Intel[®] 4004 processor
Introduced 1971
Initial clock speed
108 KHz
Number of transistors
2,300
Manufacturing technology
10μ



Quad Core Intel[®] Core[™] i7 processor
Quad Core Intel[®] Core[™] i7 Extreme processor
Introduced 2008
Intel[®] Core[™] i7 Quad processor
Initial clock speed
2.66 GHz
Number of transistors
582,000,000
Manufacturing technology
65nm



UMich Phoenix Processor
Introduced 2008
Initial clock speed
106 KHz @ 0.5V Vdd
Number of transistors
92,499
Manufacturing technology
0.18 μ

*15x size decrease
40x transistors
55x smaller A*

Photo credits: Intel, U. Michigan

Outline



Technology Trends

Design Questions


Course Administrivia

Tools Overview/ISA Start

Why study 32-bit MCUs and FPGAs?



MCU-32 and PLDs are tied in embedded market share




Source: iSuppli

What distinguishes
a Microprocessor from an FPGA?






MPU



The Cortex-M3 Thumb2 architecture looks like a conventional ARM processor. The differences are found in the Harvard architecture and the instruction decode that handles only Thumb and Thumb-2 instructions.


FPGA



General structure of an FPGA




Modern FPGAs: best of both worlds!



Is the party really over?



Technology landscape: move past power limitations, effectively utilize concurrency



Concurrency only path left – National Academy of Science report

Approved for Public Release, Distribution Unlimited



Why study the ARM architecture (and the Cortex-M3 in particular)?

Lots of manufacturers ship ARM products



ARM is the big player




- ARM has a huge market share
 - As of 2011 ARM has chips in about 90% of the world's mobile handsets
 - As of 2010 ARM has chips in 95% of the smartphone market, 10% of the notebook market
 - Expected to hit 40% of the notebook market in 2015.
 - Heavy use in general embedded systems.
- Cheap to use
 - ARM appears to get an average of 8€ per device (averaged over cheap and expensive chips).
- Flexible
 - Spin your own designs.



What differentiates these products from one another?

The difference is...




Peripherals
Peripherals
Peripherals

Outline




- Technology Trends
- Design Questions
- Course Overview
- Tools Overview/ISA Start

F' 14 Instructional Staff
(see homepage for contact info, office hours)



Prabal Dutta *Instructor* Matt Smith *Lab Instructor* Chris Fulara *IA* Chris Heyer *IA* Ryan Wooster *IA* Dili Hu *Grader*

My research interests



Course goals



- *Learn to implement* embedded systems including hardware/software interfacing.
- *Learn to design* embedded systems and how to think about embedded software and hardware.
- *Design and build* non-trivial projects involving both hardware and software.

Prerequisites



- EECS 270: Introduction to Logic Design
 - Combinational and sequential logic design
 - Logic minimization, propagation delays, timing
- EECS 280: Programming and Intro Data Structures
 - C programming
 - Algorithms (e.g. sort) and data structures (e.g. lists)
- EECS 370: Introduction to Computer Organization
 - Basic computer architecture
 - CPU control/datapath, memory, I/O
 - Compiler, assembler

37


Topics



- Memory-mapped I/O
 - The idea of using memory addressed to talk to input and output devices.
 - Switches, LEDs, hard drives, keyboards, motors
- Interrupts
 - How to get the processor to become "event driven" and react to things as they happen.
- Working with analog signals
 - The real world isn't digital!
- Common peripheral devices and interfaces
 - Serial buses, timers, etc.

38


Example: Memory-mapped I/O



- This is *important*.
 - It means our software can tell the hardware what to do.
 - In lab 3 you'll design hardware on an FPGA which will control a motor.
 - But more importantly, that hardware will be designed so the software can tell the hardware exactly what to do with the motor. All by simply writing to certain memory locations!
 - In the same way, the software can read memory locations to access data from sensors etc...

39

Example: Anatomy of a timer system



40

Grades



Item	Weight
=====	=====
Labs (7)	25%
Project	25%
Exams	35% (15% midterm; 20% final)
HW/Guest talks	10%
Oral presentation	5%

- Project & Exams tend to be the differentiators
- Class median is generally a B+

41

Time



- Assume you are going to spend a lot of time in this class.
 - 2-3 hours/week in lecture (we cancel a few classes during project time)
 - 8-12 hours/week working in lab
 - Expect more during project time; some labs are a bit shorter.
 - 20 hours (total) working on homework
 - 20 hours (total) studying for exams.
 - 8 hour (total) on your oral presentation
- Averages out to about 15-20 hours/week pre-project and about 20 during the project...
 - This is more than we'd like, but we've chosen to go with state-of-the-art tools, and those generally have a steep learning curve.

42

Labs



- Start TODAY!
- 7 labs, 8 weeks, groups of 2
 1. FPGA + Hardware Tools
 2. MCU + Software Tools
 3. Memory + Memory-Mapped I/O
 4. Interrupts
 5. Timers and Counters
 6. Serial Bus Interfacing
 7. Data Converters (e.g. ADCs/DACs)
- Labs are very time consuming.
 - As noted, students estimated 8-12 hours per lab with one lab (which varied by group) taking longer.

43

Open-Ended Project




- Goal: learn how to build embedded systems
 - By building an embedded system
 - Work in teams of 2 to 4
 - You design your own project
- The major focus of the last third of the class.
 - Labs will be done and we will cancel some lectures and generally try to keep you focused
- Important to start early.
 - After all the effort in the labs, it's tempting to slack for a bit. The best projects are those that get going right away (or even earlier)
- Some project lead to undergraduate research

44


Sample projects from F' 10 and their results



- Energy-harvesting sensors →
Sensys demo, IPSN paper, TI project, Master's thesis



- Wireless AC Power Meter →
SURE, IPSN demo, NSF GRFP, SenSys paper, Grad School



45

Letters of recommendation for graduate school



- Grad school apps will require supporting letters
- Faculty write letters and read "coded" letters
- Strong letters give evidence of research ability
- Strong letters can really help your case
- Weak letters are vague and give class standing
- Weak letters are useless (or even worse)
- Want a strong letter?
 - Do well in this class
 - Pull off an impressive project
 - Continue class project as independent research in W' 15

46

Homework



- Start TODAY!
- 4-5 assignments
 - A few "mini" assignments
 - Mainly to get you up to speed on lab topics
 - A few "standard" assignments
 - Hit material we can't do in lab.
- Also a small part is for showing up to guest lectures
- And a tiny bit for doing completing evaluations

47

Midterm and Final Exams



- Midterm (Thu, Oct 16, 2014 from 10:30am-12:00pm)
 - Emphasize problem solving fundamentals
- Final (Tue, Dec 16, 2014 from 1:30-3:30pm)
 - Cumulative topics w/ experience of projects
 - Some small amount of material from presentations

48

Looking for me?



- Nominal Office Hours
 - Tuesdays: 1:30-3:00pm in 4773 BBB
 - Sometimes in lab sections
- Traveling next week so
 - Guest lectures on Tue 9/9 and Thu 9/11
 - No office hours next week

49

Outline



Technology Trends


Design Questions

Course Overview

Tools Overview/ISA Start

50

We are using Actel's SmartFusion Evaluation Kit




51




AZF200M3F-FGG484ES



- 200,000 System FPGA gates, 256 KB flash memory, 64 KB SRAM, and additional distributed SRAM in the FPGA fabric and external memory controller
- Peripherals include Ethernet, DMAs, I²Cs, UARTs, timers, ADCs, DACs and additional analog resources
- USB connection for programming and debug from Actel's design tools
- USB to UART connection to UART_0 for HyperTerminal examples
- 10/100 Ethernet interface with on-chip MAC and external PHY
- Mixed-signal header for daughter card support




FPGA work




53

"Smart Design" configurator




54

Eclipse-based "Actel SoftConsole IDE"



55

Debugger is GDB-based. Includes command line.
Works really quite well.




56

ARM ISA



Major elements of an Instruction Set Architecture
(registers, memory, word size, endianness, conditions, instructions, addressing modes)



57

58

Assembly example



```
data:
    .byte 0x12, 20, 0x20, -1
func:
    mov r0, #0
    mov r4, #0
    movw r1, #:lower16:data
    movt r1, #:upper16:data
top:  ldrb r2, [r1],#1
    add r4, r4, r2
    add r0, r0, #1
    cmp r0, #4
    bne top
```

59

Questions?

Comments?

Discussion?



60