

# Smart Fusion Evaluation Kit

## Actel Fusion2 based FPGA Evaluation Kit

### Index

- Sheet #01 - Cover Page
- Sheet #02 - Power Supply
- Sheet #03 - Digital Power for FPGA
- Sheet #04 - Analog Power for FPGA
- Sheet #05 - Analog signal
- Sheet #06 - JTAG Chain Programming
- Sheet #07 - Memory and NC pins
- Sheet #08 - OLED Display
- Sheet #09 - MSS Block2
- Sheet #10 - UART Port 0
- Sheet #11 - User Debug Logic
- Sheet #12 - Ethernet Interface
- Sheet #13 - Mix Signal Connector
- Sheet #14 - LCPS
- Sheet #15 - Manufacturing Points

Rev B Schematics: DVP-100-000290-001  
 Rev B Layout: DVP-101-000290-001  
 Rev B Gerber and Assy Files: DVP-102-000290-001  
 Rev B BOM: DVP-103-000290-001

<b>Originated By</b> Deepali Gupta		<i>Copyright © 2009 System Level Solutions, Inc. All rights reserved.</i>		
<b>Designed By</b> Bhavesh Desai		Schematic sch_00_Top Cover Page		
<b>Verified By</b> Deepali Gupta, Bhavesh Desai		Title Smart Fusion Evaluation Kit		
<b>Customer</b> Actel Corporation		<b>Size</b> A	<b>Document Number</b> Actel P/N: DVP-100-000290-001 SCH-SMFSNEVK-0940-B1B	<b>Rev</b> B
<b>Customer P/N</b> DVP-100-000290-001		<b>Date:</b> Tuesday, December 29, 2009 <b>Sheet</b> 1 <b>of</b> 15		










# ANALOG SIGNAL PWR & GND

## ANALOG POWER SUPPLY

### ANALOG BLOCK




### ANALOG GROUND





Copyright©2009 System Level Solutions, Inc. All rights reserved.			
Schematic		sch_00_Top Analog Power	
Title			
Smart Fusion Evaluation Kit			
Size	Document Number		Rev
Custom	SCH-SMFSNEVK-0940-B1B		B
Date: Monday, January 04, 2010		Sheet	4 of 15

# ANALOG SIGNAL



**LAYOUT NOTE:**  
 PLACE THE CAPACITORS AND  
 RESISTORS IN "RC" CLOSE TO FPGA PIN




<i>Copyright © 2009 System Level Solutions, Inc. All rights reserved.</i>			
Schematic		sch_00_Top Analog Signal	
Title			
Smart Fusion Evaluation Kit			
Size	Document Number		Rev
Custom	SCH-SMF5NEVK-0940-B1B		B
Date:	Monday, January 04, 2010	Sheet	5 of 15

# JTAG CHAIN PROGRAMMING


## 2:1 MUX/DEMUX

### F2 JTAG




### INPUT SELECTING OPTION

JTAG Config	Shunt b/w JP7 pins	
LCPS	1	2
RVI	2	3





### RVI HEADER



### LCPS JTAG Signals









Layout note:  
Place these resistors close to MUX



Copyright©2009 System Level Solutions, Inc. All rights reserved.			
Schematic:		sch_00_Top JTAG CHAIN PROGRAMMING	
Title: Smart Fusion Evaluation Kit			
Size: Custom	Document Number: SCH-SMFSNEVK-0940-B1B	Rev: B	
Date: Thursday, January 21, 2010	Sheet: 6	of: 15	



# NO Connects



# OLED DISPLAY

## MSS BLOCK PAGE 1

### Fusion2 MSS I2C Interface




Copyright©2009 System Level Solutions, Inc. All rights reserved.			
Schematic		sch_00_Top	OLED Display
Title			
Smart Fusion Evaluation Kit			
Size	Document Number		Rev
Custom	SCH-SMFSNEVK-0940-B1B		B
Date:	Tuesday, December 29, 2009	Sheet	8 of 15
	2		1




# MSS BLOCK PAGE 2

## Fusion2 MSS SPI Interface



## SPI FLASH 8 MByte



Copyright © 2009 System Level Solutions, Inc. All rights reserved.

Schematic

sch\_00\_Top

MSS Block2

Title

Smart Fusion Evaluation Kit

Size  
A

Document Number


SCH-SMFSNEVK-0940-B1B

Rev  
B

Date: Tuesday, December 29, 2009

Sheet 9 of 15

# UART PORT 0





Copyright © 2009 System Level Solutions, Inc. All rights reserved.


Schematic:	sch_00_Top	UART Port0
Title:	Smart Fusion Evaluation Kit	
Size B	Document Number	SCH-SMFSNEVK-0940-B1B
Date:	Tuesday, December 29, 2009	Sheet 10 of 15

# USER DEBUG LOGIC



## PUSH BUTTON SYSTEM RESET FOR DUT



## TEST LEDS




## TEST & NAVIGATION SWITCHES



Copyright © 2009 System Level Solutions, Inc. All rights reserved.			
Schematic		sch_00_Top Debug Logic	
Title			
Smart Fusion Evaluation Kit			
Size	Document Number		Rev
Custom	SCH-SMFSNEVK-0940-B1B		B
Date:	Tuesday, December 29, 2009	Sheet	11 of 15

# ETHERNET INTERFACE-RMII MODE




**Layout Note:** Place 10uF capacitor close to PFBOUT. PFBIN1 and PFBIN2 pins should have a 0.1uF capacitors placed right next to the pins.

Copyright © 2009 System Level Solutions, Inc. All rights reserved.

Schematic:	sch_00_Top Ethernet Interface	
Title:	Smart Fusion Evaluation Kit	
Size B	Document Number	SCH-SMFSNEVK-0940-B1B
Date:	Tuesday, December 29, 2009	Sheet 12 of 15




# MIXED SIGNAL CONN & DIRECTC

## MIXED SIGNAL CONNECTOR



MANUFACTURER P/N = FTSH-150-04-L-D-RA  
MANUFACTURER = Samtec


Mating Connector : CLP-150-02-F-DH  
Manufacturer: Samtec




Copyright © 2009 System Level Solutions, Inc. All rights reserved.			
Schematic:		sch_00_Top	
Title:		Mix Signal Connector	
Smart Fusion Evaluation Kit			
Size B	Document Number	SCH-SMFSNEVK-0940-B1B	Rev B
Date:	Wednesday, February 03, 2010	Sheet	13 of 15

# LCPS Programming Section


## USB2.0



## APA150-TQ100




## POWER REGULATORS




## LCPS JTAG Signals

- LCP5\_FTMS
- LCP5\_FTCK
- LCP5\_FTDI
- LCP5\_FTDO
- LCP5\_FTSTEN\_N



Board fiducials



<i>Copyright © 2009 System Level Solutions, Inc. All rights reserved.</i>		
Schematic		sch_00_Top      Manufacturing Points
Title Smart Fusion Evaluation Kit		
Size A	Document Number SCH-SMFSNEVK-0940-B1B	Rev B
Date: Tuesday, December 29, 2009	Sheet	15 of 15