Wafer-Level Heterogeneous Integration for MOEMS, MEMS, and NEMS

Martin Lapisa, Göran Stemme, Fellow, IEEE, and Frank Niklaus, Member, IEEE

(Invited Paper)

Abstract—Wafer-level heterogeneous integration technologies for microoptoelectromechanical systems (MOEMS), microelectromechanical systems (MEMS), and nanoelectromechanical systems (NEMS) enable the combination of dissimilar classes of materials and components into single systems. Thus, high-performance materials and subsystems can be combined in ways that would otherwise not be possible, and thereby forming complex and highly integrated micro- or nanosystems. Examples include the integration of high-performance optical, electrical or mechanical materials such as monocrystalline silicon, graphene or III–V materials with integrated electronic circuits. In this paper the state-of-the-art of wafer-level heterogeneous integration technologies suitable for MOEMS, MEMS, and NEMS devices are reviewed. Various heterogeneous MOEMS, MEMS, and NEMS devices that have been described in literature are presented.

Index Terms—Microelectromechanical system (MEMS), microoptoelectromechanical system (MOEMS), More-than-Moore, nanoelectromechanical system (NEMS), photonic integration, selfassembly, wafer-level heterogeneous integration.

I. INTRODUCTION

ICROOPTOELECTROMECHANICAL systems (MOEMS), microelectromechanical systems (MEMS), and nanoelectromechanical systems (NEMS) typically are transducer systems with movable or suspended parts that sense or control optical, physical, or chemical quantities, such as, for example, electromagnetic radiation, inertia, or fluids. For the implementation of MOEMS, MEMS, or NEMS devices, it is desirable to use high-performance materials and subsystems in the device manufacturing. For example, the combination of high-performance photonic, mechanical, electrical, and nanomaterials such as monocrystalline silicon, germanium, III-V materials, piezoelectric materials, shape memory alloys (SMAs), carbon nanotubes (CNT) or nanowires enables high-performance devices and functionalities that would otherwise not be possible. Also, most transducers require

The authors are with the Microsystem Technology Laboratory, School of Electrical Engineering, KTH-Royal Institute of Technology, SE-100 44 Stockholm, Sweden (e-mail: frank.niklaus@ee.kth.se).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSTQE.2010.2093570

electric interfacing to the outside world, which is typically done by electronic integrated circuits (ICs) that are combined with the transducers. The ICs may include signal conditioning functions such as analog-to-digital conversion, amplification, temperature compensation, storage, filtering, system test, logic, and communication functions.

In conventional bulk and surface micromachining technologies, MOEMS, MEMS, or NEMS devices are processed in bulk silicon substrates or are deposited and processed on top of silicon substrates [1]. However, many crystalline photonic materials and other high-performance MEMS and NEMS materials cannot be deposited directly on silicon substrates and thus cannot be integrated in this way. The conventional bulk and surface micromachining techniques have been adapted in various ways to integrate MEMS components with CMOS ICs on a single (monolithic) substrate [2]–[4]. These technologies are sometimes referred to as "monolithic integration." However, in these approaches the number of available materials and device designs typically are very limited, which can be particularly restrictive for optical MEMS devices.

One possibility to overcome the problem of material and process incompatibilities is the use of hybrid integration technologies in which the complete devices (e.g., MEMS and CMOS ICs) are manufactured on separate substrates with dedicated technologies. Thereafter, the substrates are diced into chips and the chips are hybridized. Hybridization means in this context that the individual chips are placed side-by-side or on top of each other in a package. Electrical connections between the individual chips can be established by forming wire bonds or by flip-chip bonding using bump bonds [5]. However, for these technologies the achievable integration densities, device miniaturization and number of electrical interconnects between the chips is limited. Thus, hybrid integration technologies typically have significant limitations for arrayed MOEMS devices such as micromirror arrays and infrared detector arrays and for emerging NEMS devices.

Heterogeneous integration technologies combine the advantages of monolithic and chip-level hybrid integration technologies and allow the manufacturing of complex micro- and nanosystems that are not possible to manufacture with conventional micromanufacturing techniques. For the purpose of this review, wafer-level heterogeneous integration refers to wafer-towafer and chip-to-wafer joining, processing and interconnecting materials and components that are prepared with different technologies including MEMS, MOEMS, photonics, electronic ICs, and emerging NEMS. Heterogeneous integration of ICs with

Manuscript received July 1, 2010; revised September 24, 2010; accepted October 25, 2010. Date of publication January 12, 2011; date of current version June 8, 2011. This work was supported in part by the European project ICU (Infrared Imaging Components for use in automotive safety applications) and in part by the European Union (EU) through its 7th Framework Program.

TABLE I OVERVIEW OF WAFER-LEVEL VIA-FIRST AND VIA-LAST HETEROGENEOUS INTEGRATION CONCEPTS FOR MOEMS, MEMS, AND NEMS

	Main Advantages	Main Disadvantages	Ref.
Via-First Approaches	-		
Integration of fully processed and packaged components	Via-formation during bonding in one-step	Limits in size reduction.	15, 54-56
(Fig. 3a).	integration of pre-packaged components.	Bond alignment required.	
Integration of partly processed and/or packaged components with	Via-formation during bonding in one-step	Limits in size reduction.	4, 10, 11, 57-64
subsequent wafer-level processing (Fig. 3b).	integration and packaging process.	Bond alignment required.	
Integration of pre-defined components or materials and	Via-formation during bonding.	Limits in size reduction.	-
subsequent etch of the sacrificial handle substrate (Fig. 3c).		Bond alignment required.	
Integration of pre-defined components or materials and	Via-formation during bonding.	Limits in size reduction.	26-30, 33-39
subsequent component release from the donor substrate (Fig. 3d).		Bond alignment required.	
Chip-to-wafer pick-and-place techniques (Fig. 3e).	Flexible and inexpensive for small	Limits in size reduction.	55, 56, 131
	volumes. Placement of known good chips	Bond alignment required.	
	on known good chips on the wafer.	Serial processes.	
Self-assembly techniques (Fig. 3e).	Highly parallel processes.	Non-deterministic.	53,70-73
	Extremely small dimensions possible.		
Via-Last Approaches			
Integration of fully processed and packaged components	Optimized component pre-packaging	Bond alignment required.	130
(Fig. 14a).	possible.	Post-bond processing.	
Integration of materials(s), etching of sacrificial handle wafer and	Extremely small dimensions and vias	Post-bond processing.	87-93, 96, 97, 99-
subsequent processing and definition of components (Fig. 14b).	possible.		111, 112, 122-128
Integration of materials(s), material release from donor wafer and	Extremely small dimensions and vias	Post-bond processing.	132-134
subsequent processing of components (Fig. 14c).	possible. No bond alignment required.		
Full or partial processing of components, integration and	Very small dimensions and vias possible.	Bond alignment required.	94, 95, 110, 113
subsequent etching of sacrificial handle wafer (Fig. 14d).		Post-bond processing.	
Full or partial processing of components, integration and	Very small dimensions and vias possible.	Bond alignment required.	65-69
subsequent component release from donor wafer (Fig. 14e).		Post-bond processing.	
Chip-to-wafer pick-and-place techniques (Fig. 14f).	Placement of known good chips on known	Bond alignment required.	131
	good chips on the wafer.	Post-bond processing.	
Self-assembly techniques (Fig. 14f).	Very small dimensions and vias possible.	Non-deterministic.	71-73, 114, 115
		Post-bond processing.	

MOEMS, MEMS, or NEMS has been reviewed briefly [6] and is mentioned as an important building block in the "More-Than-Moore" paradigm for future microsystems in the International Technology Roadmap for Semiconductors (ITRS) [7]. Waferlevel packaging technologies for MEMS have been reviewed thoroughly in recent publications [8], [9] and are not part of the present review.

This paper reviews the state-of-the-art of wafer-level heterogeneous integration technologies and platforms suitable for MOEMS, MEMS, and NEMS devices. Heterogeneous integration technologies can be placed in the two categories: 1) heterogeneous integration using via-first processes and 2) heterogeneous integration using via-last processes. In heterogeneous integration using via-first processes, the vias establishing electrical (or alternative optical) contacts between the components on the different substrates are defined during the bonding process. On the contrary, in heterogeneous integration using via-last processes the components are first bonded to each other and the vias establishing electrical (or alternative optical) contacts between the components on the different substrates are defined thereafter. The advantages, limitations and technological challenges of the via-first and the via-last approaches differ from each other to some extent and in the following sections the various wafer-level heterogeneous integration technologies are accordingly grouped in via-first and via-last technologies. Throughout this paper, the term "substrate" shall mean to be a wafer or a part of a wafer. Table I provides an overview of the via-first and via-last waferlevel heterogeneous integration concepts discussed in this paper.

II. HETEROGENEOUS INTEGRATION WITH VIA-FIRST PROCESSES

A. Basic Heterogeneous Integration Concepts Using Via-First Processes

In this section, basic conceptual approaches of heterogeneous integration using via-first processes that are suitable for MOEMS, MEMS, and NEMS devices are discussed. Not all of the presented approaches have yet been implemented for MOEMS, MEMS, or NEMS devices. Fig. 1 shows three concepts for defining electrical via contacts between the components on different substrates during bonding in via-first heterogeneous integration processes. Instead of electrical vias, optical vias can, in principle, be implemented in similar ways.

The process in Fig. 1(a) depicts a simple metal-bumpbonding approach. The bump bonding can be implemented by using, for example, solder bonding [4], [10]–[16], eutectic bonding [17]–[25] or direct metal thermocompression bonding [26]–[32]. Typical dimensions of such bump bonded metal vias are on the order of 100 μ m × 100 μ m. In wafer-level processes, it is challenging to obtain highly reliable processes for vias with dimensions of below 20 μ m × 20 μ m. The via-first approach shown in Fig. 1(a) has been used for heterogeneous integration of a number of MOEMS and MEMS devices [4], [10], [26]–[30].

The process depicted in Fig. 1(b) makes use of combined metal bump bonding and bonding with a nonconductive (dielectric) layer. All of the above mentioned metal bump-bonding processes can, in principle, be used for this approach. The



Fig. 1. Concepts for forming via contacts between the components on different substrates during bonding in via-first heterogeneous integration processes. (a) Metal bump bonding with optional polymer underfill. (b) Combined metal bump and dielectric layer bonding with optional etch of the dielectric layer. (c) Bonding with conductive layer (e.g., metal) with subsequent selective etch of parts of the bond layer.



Fig. 2. Examples of combined via-first metal bump bonding with polymer dielectric layer bonding [(a) and (b)] [34, 41] and via-first metal bump bonding with SiO_2 dielectric layer bonding [(c) and (d)] [48] as illustrated in Fig. 1(b).

nonconductive bonding layer can be a polymer [33]–[45] or any layer with a flat surface that is suitable for bonding such as silicon or SiO₂ [46]–[48]. Test structures with via dimensions down to 5 μ m × 5 μ m have been demonstrated with these approaches. Fig. 2(a) shows an example of a via for MEMS structures that is fabricated with combined solder bump bonding and polyimide bonding [35], and Fig. 2(b) shows an example of a via for 3D-ICs that is fabricated with combined copper–copper direct bump bonding and BCB bonding [40]–[42]. Fig. 2(c) and (d) shows vias that are fabricated with combined coppercopper bump bonding and SiO_2 bonding [48]. The combination of solder bump bonding and polymer adhesive bonding has been demonstrated for heterogeneous integration of MEMS and ICs [33]–[38]. The combination of metal bump bonding and direct bonding has been proposed for heterogeneous integration of MOEMS devices [49], but no devices have been demonstrated yet.

Fig. 1(c) depicts a process in which metal bumps and metal support structures are created at the same time. The metal support structures provide additional mechanical support and larger bond areas and thus, enable the defined bonding of small metal vias. Thereafter, the support metal can be sacrificially removed. This concept has been proposed using eutectic bonding and subsequent selective electrochemical etching of the support metal [23]–[25], but no integrated MOEMS or MEMS devices have been reported yet.

All via-first processes outlined in Fig. 1 require accurate substrate-to-wafer alignment to match the corresponding prefabricated via bumps on the two surfaces. Very high demands on substrate-to-wafer alignment accuracies of below 3 μ m for high-density vias significantly increase the process complexity, reduce yield and increase cost. Large research and development efforts are currently being undertaken for metal-to-metal bump bonding technologies with focus on stacking of ICs for 3D-ICs [50]. These research efforts also include the development of improved fabrication schemes for through-silicon-vias (TSVs) [50]–[53]. It can be expected that the results from the targeted research activities for 3D-ICs will also benefit the development of heterogeneous integration technologies for MOEMS, MEMS, and NEMS.

Fig. 3 shows five conceptual schemes of heterogeneous integration techniques using via-first processes that are suitable for MOEMS, MEMS, and NEMS devices. All via-first bumpbonding process discussed in Fig. 1 can, in principle, be used for the heterogeneous integration techniques in Fig. 3.

In the technique shown in Fig. 3(a), a completely processed and packaged MOEMS or MEMS component substrate containing metal bumps is bonded to a target wafer, typically a CMOS based IC wafer. This technique is simply an extension of conventional chip-to-chip bump bonding to substrateto-wafer bump bonding [15], [54]–[56]. Due to the minimum size of the metal bumps and the thickness of a wafer with the packaged MOEMS or MEMS components, this technique allows only limited miniaturization and integration densities for the final devices. Chip-to-chip and chip-to-wafer pick-and-place techniques are often more cost-efficient than substrate-to-wafer bonding approaches because pick-and-place techniques allow the placement of known good chips on top of known good chips.

In the technique shown in Fig. 3(b), a partly processed MOEMS or MEMS substrate containing metal bumps is bonded to the target wafer. Thereafter, the components are further processed at the wafer-level to complete the MOEMS or MEMS devices using, e.g., etching and/or thinning processes. Although this technique allows only limited integration densities due to minimum dimensions of the metal bumps, it has been proposed



Fig. 3. Conceptual schemes of heterogeneous integration techniques using via-first processes. (a) Integration of fully processed MOEMS or MEMS components. (b) Integration of partly processed and/or packaged MOEMS or MEMS components with subsequent wafer-level processing. (c) Integration of predefined MOEMS, MEMS, NEMS components or materials and subsequent etch of the sacrificial handle substrate. (d) Integration of pre-defined MOEMS, MEMS, NEMS components or materials and subsequent release from the donor substrate. (e) Chip-to-wafer pick-and-place and self-assembly techniques in which the pre-fabricated MOEMS, MEMS or NEMS components are placed and fixed on their final location on the target wafer.

for a number of MOEMS and MEMS devices [4], [10], [11], [17], [57]–[64] and has been successfully implemented for commercial MOEMS and MEMS devices [4], [10], [11], [17], [57], [58].

In the techniques shown in Fig. 3(c) and (d), the MOEMS, MEMS, or NEMS components with the metal bumps are fully or partly processed on a handle substrate. Thereafter, the handle substrate is bump bonded to the target wafer and the handle substrate is either sacrificially removed [see Fig. 3(c)] or the components are released from the handle (donor) substrate [see Fig. 3(d)]. Removal of the sacrificial substrate can, for example, be done by etching processes, by grinding processes, or by a combination of both [88]–[93], [96], [97], [99]–[101] [104]–[106], [111], [112], [122]–[128]. Component release

from the donor substrate can be done in various ways, including bond-interface decomposition by exposure with light [33]–[39] or etchants [29], [30], by predetermined breaking points [26]–[28], [65], [66] or by deliberately weak bond interfaces [67]–[69]. The process shown in Fig. 3(d) has been implemented for heterogeneous integration of various MOEMS and MEMS devices [33]–[38].

In the technique shown in Fig. 3(e), the prefabricated and singularized MOEMS, MEMS, or NEMS components with metal bumps are assembled by chip-to-wafer pick-and-place processes [55], [56] or by self-assembly processes [53], [70]–[73]. Pickand-place processes such as flip-chip-bonding are serial processes that are commonly used for electronic, photonic and MEMS components. However, components with very small dimensions cannot be economically handled in this way. Selfassembly processes are one way to overcome the problems of small component dimensions and serial assembly. Selfassembly processes have been used for heterogeneous integration of MOEMS, MEMS, NEMS, and photonic devices. Three recent review papers give an excellent overview of existing selfassembly approaches [71]–[73].

In Section II-B, examples of heterogeneous integration platforms using via-first processes that have been implemented for MOEMS, MEMS, or NEMS devices are discussed.

B. MOEMS, MEMS, and NEMS Devices Implemented With Via-First Heterogeneous Integration Platforms

1) Wafer-to-Wafer Heterogeneous Integration Platforms Using Via-First Processes: A number of wafer-to-wafer heterogeneous integration platforms using via-first processes for MOEMS, MEMS, and NEMS devices have been implemented for both research and commercial purposes. Early examples of via-first heterogeneous integration of MOEMS and MEMS include the integration of RF microrelays on RF substrates [26]–[28] and the integration of mirror arrays on silicon substrates [29], [30]. In both cases, the basic process depicted in Fig. 3(d) was used. For the RF relays, metal compression bump bonding [see Fig. 2(a)] in combination with predetermined breaking point release was used [26]–[28] and for the mirrors, metal compression bump bonding [see Fig. 2(a)] in combination with HF release etch was used [29], [30].

One of the first examples of via-first heterogeneous integration of MOEMS with functional CMOS ICs is the monocrystalline silicon mirror array shown in Fig. 4(a) and (b). The array consists of 32×32 mirrors with dimensions of each mirror pixel of 1 mm × 1 mm [4], [10], [11]. A variation of the via-first heterogeneous integration platform (Nasiri fabrication) shown in Fig. 5 has been used for the mirror integration [4], [10], [11], [17]. In this process, which is equivalent to the conceptual process scheme illustrated in Fig. 3(b), the mirrors, hinges, and via bumps are partly premanufactured in a silicon wafer stack before the wafer stack is bonded to the CMOS IC wafer. Thereafter, the bonded mirror wafer is thinned and further processed to form the mirror plates. Similar integration processes have also been proposed by other groups for various micromirror applications [59]–[64].



Fig. 4. Monocrystalline silicon mirror array integrated with CMOS ICs using a variation of the via-first heterogeneous integration platform (Nasiri fabrication) depicted in Fig. 5. Each mirror is $1 \text{ mm} \times 1 \text{ mm}$ in size [4], [10], [11]. Reprinted with permission from NSTI.



Fig. 5. Wafer-level via-first heterogeneous integration platform (Nasiri fabrication) from InvenSense that is used for high-volume manufacturing of commercially available gyroscopes [17]. Reprinted with permission from InvenSense.

The via-first heterogeneous integration platform shown in Fig. 5 is being used for manufacturing of gyroscopes [17], [57] and for manufacturing of combined three-axis accelerometers and three-axis gyroscopes that are integrated on a single chip [58]. These devices are sold at very high volumes for consumer products such as motion controls in gaming. As example



Fig. 6. Commercially available gyroscope integrated with CMOS ICs using the via-first heterogeneous integration platform (Nasiri fabrication) depicted in Fig. 5 [57]. Reprinted with permission from Chipworks.

of the gyroscope chip, the monocrystalline silicon capacitive gyroscope sensor and parts of the gyroscope package are prefabricated together and then bonded to the CMOS IC wafer that contains an etched cavity as indicated in Fig. 5. The bonding and sealing is done directly to the top CMOS Al metal layer using an Al/Ge eutectic bonding process [17]. Fig. 6(a) shows a crosssectional image and Fig. 6(b) shows a top view of a commercial gyroscope that has been manufactured with this technique [57].

Another well-developed wafer-level via-first heterogeneous integration platform makes use of a donor wafer, as depicted in Fig. 3(d), with combined solder bump bonding and polyimide adhesive bonding as shown in Fig. 2(b). Fig. 7 shows a detailed process scheme of this integration platform, which has been used for integrating arrays of atomic force microscope (AFM) tips made of monocrystalline silicon on top of ICs [33], [34]. The AFM tips are first fabricated on a SOI wafer and then transferred to a glass wafer by polyimide bonding and sacrificial etching of the SOI substrate. Thereafter, metal via bumps and the patterned adhesive polyimide layer are formed on the backside of the AFM tips. Then, the glass wafer with the AFM tips is aligned and bonded to the electronic IC wafer using combined solder bump bonding and polyimide adhesive bonding. Finally the AFM tips are released from the glass wafer by laser debonding. The glass donor wafer is used to enable the laser debonding process and to facilitate accurate wafer-to-wafer alignment before bonding. Fig. 8 shows SEM images of the integrated AFM tips. The dimensions of the vias of the AFM tips are 15 μ m in diameter, the AFM tip array has a pitch of 130 μ m \times 100 μ m and the monocrystalline silicon AFM cantilevers are 300 nm thick.



Fig. 7. Wafer-level via-first heterogeneous integration platform for arrays of AFM tips [34].



Fig. 8. Arrays of AFM tips integrated on electronic ICs using the via-first heterogeneous integration platform shown in Fig. 7 [34].

2) Wafer-to-Wafer Component Distribution and Chip-to-Wafer Heterogeneous Integration Platforms Using Via-First Processes: Conventional wafer-to-wafer heterogeneous integration platforms are an attractive and cost-efficient integration approach if the components manufactured on both wafers have high manufacturing yield and if they are comparable in size. These wafer-to-wafer integration platforms can also be cost-efficient if at least one of the two components to be integrated is very inexpensive as compared to the other. However, in many applications the manufacturing yield of one or both components to be integrated is low, the components are very different in size and/or both components are complex and expensive. Thus, when using conventional wafer-to-wafer integration approaches for these types of devices, the resulting yield is decreased dramatically since functional components may be combined with nonfunctional components. The resulting yield of the devices from the bonded wafer stack is then a product of the individual yields of the wafers. Also, severe cost penalties are imposed on the manufacturing of the smaller of the



Fig. 9. Wafer-to-wafer selective component distribution (MD) from one donor wafer to several target wafers using a modified version of the process shown in Fig. 7 [35].

two components since its pitch on the wafer has to be adapted to the pitch of the larger component thus, reducing the number of components per wafer. In addition, materials such as expensive photonic III–V materials are only available in wafer sizes that are smaller than the standard silicon wafers sizes. This can make direct wafer-to-wafer integration of silicon and III–V materials extremely inefficient. Different modified heterogeneous integration schemes have been proposed to address the issues mentioned above. These technologies include wafer-towafer selective component distribution, also called microdevice distribution (MD) technology [35]–[38], conventional chip-towafer pick-and-place technologies [55], [56], and chip-to-wafer self-assembly techniques [70]–[73].

For wafer-to-wafer selective component distribution (MD), the via-first heterogeneous integration process shown in Fig. 7 has been adopted in a way that one MEMS donor wafer can populate up to 42 target wafers. In this approach, the pitch of the donor wafer is a multiple of the pitch of the target wafer and the donor wafer contains many more components than the target wafer. Instead of transferring all components from the donor wafer to the target wafer at the same time, only selected components are transferred from the donor wafer to the target wafer as illustrated by the process scheme shown in Fig. 9 [35]. After the transfer, the target wafer is fully populated with components. The component distribution relies on selective bump bonding in combination with adhesive polyimide bonding and subsequent selective component release by laser ablation. This method has been applied to different types of devices such as the integration of AFM tips [35], [36], the integration of SMA materials into microvalves [37] and the integration of PZT materials with RF MEMS switches [38]. Fig. 10(a) shows a transferred AFM tip [35] and Fig. 10(b) shows a PZT RF MEMS switch [38] manufactured with the selective component transfer method. Related approaches are transfer printing or stamping transfer methods [65]–[69] that, however, to our knowledge have not yet



Fig. 10. (a) AFM tip [35] and (b) PZT RF MEMS switch [38] integrated with the wafer-to-wafer selective component distribution (MD) process shown in Fig. 9.



Fig. 11. Selective self-assembly in combination with solder bump bonds [70]. Reprinted with permission from IOP.

been implemented for MOEMS, MEMS, or NEMS devices in combination with via-first processes.

Finally, various self-assembly processes have been proposed for via-first heterogeneous integration of MOEMS, MEMS, and NEMS devices [70]–[73]. Self-assembly is an intriguing approach and a variety of physical effects can be used as driving mechanisms for the self-assembly process, including gravity, capillary forces, electromagnetic forces, etc. Fig. 11 shows an example of a selective self-assembly process in combination



Fig. 12. Concept for forming via contacts between the components on different substrates after bonding in via-last heterogeneous integration processes.





Fig. 13. (a) Examples of an electroless plated nickel via [98] and (b) $2-\mu$ mdiameter aluminum sputter deposited via [90] for very large scale via-last heterogeneous integration processes. Reprinted with permission from SPIE.

with solder bump bonds that is suitable for MEMS applications [70].

III. HETEROGENEOUS INTEGRATION WITH VIA-LAST PROCESSES

A. Basic Heterogeneous Integration Concepts Using Via-Last Processes

In this section, basic conceptual approaches of heterogeneous integration using via-last processes suitable for MOEMS, MEMS, and NEMS devices are discussed. Not all of the presented approaches have yet been implemented for MOEMS, MEMS, or NEMS devices. Fig. 12 shows a basic concept for



Fig. 14. Conceptual schemes of heterogeneous integration techniques using via-last processes. (a) Integration of fully processed and packaged MOEMS or MEMS components. (b) Integration of MOEMS, MEMS or NEMS materials(s), etching of sacrificial handle wafer and subsequent processing and definition of components. (c) Integration of MOEMS, MEMS or NEMS materials(s), material release from donor wafer and subsequent processing of components. (d) Full or partial processing of MOEMS, MEMS or NEMS components, integration and subsequent etching of sacrificial handle wafer. (e) Full or partial processing of MOEMS, MEMS or NEMS component release from donor wafer. (f) Chip-to-wafer pick-and-place and self-assembly techniques in which the pre-fabricated MOEMS, MEMS or NEMS components are placed and fixed at their location on the target wafer by suitable means.

defining the electrical via contacts between the components on different substrates after bonding in via-last heterogeneous integration processes. Instead of electrical vias, optical vias can, in principle, be implemented in similar ways. In a first step, two substrates are bonded to each other with a defined intermediate bond layer as shown in Fig. 12(a) and (b). This can, in principle, be done with any suitable intermediate layer bonding technology using polymer [74]-[82] or inorganic intermediate layers [1], [83]–[87]. The intermediate bonding layer may also be patterned to provide localized bonding [74], [132]–[134]. The thickness control of the intermediate bond layer is critical as it defines the final gap distance between the target substrate and the MOEMS, MEMS, or NEMS components [88]-[90]. After bonding, via-holes are formed in substrate 2 by etching or any other suitable method to expose the via landing pads on substrate 1, as shown in Fig. 12(c). Thereafter, a metal is deposited inside the via-holes to establish an electrical contact between the via landing pads on substrate 1 and the components on substrate 2. The metal deposition may be done, for example, by sputter deposition [90]–[92], [94], [95], electroplating [96], [97] or electroless plating [93], [98], [99]. Various adhesive wafer bonding technologies in combination with via formation by sputter deposition [90]–[92], [94], [95], electroplating [96], [97] and electroless plating [93], [99] have been implemented for heterogeneous integration of MOEMS, MEMS, and NEMS devices. Bonding using planarized intermediate SiO₂ layers has also been implemented in combination with via formation by sputtering [100], [101]. The general advantage of via-last approaches is that they enable the implementation of extremely small vias with diameters of below 1 μ m [102]. But also large vias with high aspect ratios can be implemented. Fig. 13 shows examples of vias with diameters of below 3 μ m for MOEMS

and MEMS devices that have been fabricated with electroless nickel plating [98] and with aluminum sputtering [90].

Fig. 14 shows six conceptual schemes of heterogeneous integration techniques using via-last processes that are suitable for MOEMS, MEMS, and NEMS devices.

In the technique shown in Fig. 14(a), a completely processed and packaged MOEMS or MEMS component substrate is bonded to a target wafer, typically a CMOS IC wafer. Due the thickness of wafer containing packaged MOEMS or MEMS devices, this technique allows only limited integration densities and it has no obvious advantage as compared to pick-and-place chip-to-wafer bonding techniques or the comparable heterogeneous integration techniques using via-first processes shown in Fig. 3(a).

In the techniques shown in Fig. 14(b) and (c), a substrate containing the nonpatterned MOEMS, MEMS, or NEMS component material(s) is bonded to the target wafer. Thereafter, the handle substrate is either sacrificially removed [see Fig. 14(b)] or the material is released from the donor substrate [see Fig. 14(c)]. Removal of the sacrificial substrate can, for example, be done by etching processes, by grinding processes or by a combination of both. Component release from the donor substrate can, in principle, be done in various ways, including bondinterface decomposition by exposure with light [34]-[38] or etchants [103], by predetermined breaking points [65], [66] or by deliberately weak bond interfaces [67]–[69], [132]–[134]. After the MOEMS, MEMS, or NEMS component material is transferred, it can be further processed, patterned, and the vias between the components and the target wafer can be formed. Finally, the sacrificial bond layer is removed by a selective etch. Therefore, both ashing of polymers [88]-[97], [99] and vapor etching of SiO_2 [100], [101] has been used. The techniques shown in Fig. 14(b) and (c) have the advantage that no accurate substrate-to-wafer alignment during bonding is required. The via and the component positions on the target wafer are exclusively defined by the lithography and etching processes after bonding. Thus, critical device dimensions and overlay accuracies between NEMS components and structures on the target wafer can be achieved that are in the nm range, which is not easily possible with other techniques. This enables extremely accurate positioning of NEMS components on the target wafer. The processes shown in Fig. 14(b) and (c) have been proposed and implemented for heterogeneous integration of various MOEMS, MEMS, and NEMS devices [88]–[93], [96], [97], [99]–[101], [104]–[106], [109], [111], [112], [132]–[134].

In the techniques shown in Fig. 14(d) and (e), the MOEMS, MEMS, or NEMS components are partly fabricated on the handle substrate before the substrate is aligned and bonded to the target wafer. Thereafter, the process is essentially identical to the process shown in Fig. 14(b) and (c). The advantage of integrating partly prefabricating components, as compared to unpatterned material layers, is that more complex device designs can be implemented. However the penalty is that substrate-to-wafer alignment is required in the bonding process, which has limits in the achievable precision. Even with advanced alignment schemes repeatable alignment accuracies of below $1-2 \mu m$ are very challenging [79], [107], [108]. The process shown in



Fig. 15. (a) Tilting monocrystalline silicon mirror array on CMOS driving electronics manufactured with a variation of the process shown in Fig. 14(b) [91], [92] and (b) piston-type monocrystalline silicon mirror array manufactured with the process shown in Fig. 16 [99].

Fig. 14(d) has been implemented for heterogeneous integration of MOEMS [94], [95], [113] and RF MEMS [110] devices.

In the technique shown in Fig. 14(f) prefabricated and singularized MOEMS, MEMS, or NEMS components are bonded to the target wafer by individual pick-and-place processes or by self-assembly processes. Thereafter, the vias are formed between the components and the via landing pads on the target wafer. Finally, the bond layer is sacrificially removed to form suspended MOEMS, MEMS, or NEMS devices. Self-assembly processes in combination with via last processes have been used for heterogeneous integration of various photonic and MEMS devices [114], [115]. Such processes are also reviewed and described in recent review papers [71]–[73].

In the following Section B, examples of heterogeneous integration platforms using via-last processes that have been implemented for MOEMS, MEMS, or NEMS devices are discussed.

B. MOEMS, MEMS, and NEMS Devices Implemented With Via-Last Heterogeneous Integration Platforms

1) Wafer-to-Wafer Heterogeneous Integration Platforms Using Via-Last Processes: A number of wafer-to-wafer heterogeneous integration platforms using via-last processes for MOEMS, MEMS, and NEMS devices have been implemented. Early demonstrations of via-first heterogeneous integration techniques for MOEMS and MEMS include infrared bolometer arrays [94], [95] and arrays of tilting micromirrors [88], [89]. For the infrared bolometer arrays the basic process shown in



Fig. 16. Heterogeneous integration process for piston-type monocrystalline micromirror arrays shown in Fig. 15(b) [99].

Fig. 14(d) was used and for the micromirror arrays the basic process shown in Fig. 14(b) was used. In subsequent work, various demonstrator devices on fan-out wafers have been presented, including tilting and piston-type micromirror arrays made of monocrystalline silicon [90], [99], hidden-hinge micromirror arrays made of two stacked monocrystalline silicon layers [93], and uncooled infrared bolometer arrays made of high-performance sensor materials [97], [116]-[122]. The first MEMS device that includes fully functional CMOS ICs and that has been manufactured using very large scale heterogeneous system integration with the via-last approach is a 1-megapixel monocrystalline silicon micromirror array shown in Fig. 15(a) [91], [92]. In all cases, a polymer adhesive has been used as the bonding layer in combination with sputter-deposited aluminum vias [90]-[92], electroplated gold vias [97], or electroless plated nickel vias [93], [99]. Bonding with a polymer adhesive has the advantage that the MOEMS/MEMS/NEMS wafer and the CMOS IC wafer can be bonded with very high yield and without any surface pretreatment or surface planarization. Planarized SiO₂ layers have also been proposed a intermediate bonding layer for heterogeneous MOEM/MEMS integration [100], [101], [113]. All these approaches have been termed as Silicon-On-Integrated-Circuit (SOIC) technologies [81].

Fig. 15(b) shows a SEM image of a piston-type [99] monocrystalline silicon micromirror array and Fig. 16 depicts an example of a detailed process flow for the integration of



Fig. 17. Infrared bolometer array manufactured with the wafer-level via-last heterogeneous integration platform shown in Fig. 14(b) [96]. Reprinted with permission from SPIE.

the piston-type monocrystalline silicon micromirror array [99] shown in Fig. 15(b). The tilting monocrystalline silicon mirrors in Fig 15(a) are integrated on top of fully functional high-voltage CMOS driving electronics. The mirror array has a resolution of 1 megapixel and a pixel pitch of 16 μ m \times 16 μ m. The silicon mirror membranes are 340-nm thick and have an extremely well-defined distance of 700 nm to the addressing electrodes on the underlying CMOS ICs. The mirror vias have a diameter of 2 μ m and the torsional mirror hinges are 600 nm wide. The piston-type mirror array consists of 96×96 mirrors with a pitch of 40 μ m \times 40 μ m, 340-nm thick silicon mirror membranes and electroless-plated nickel vias. Fig 17 shows an image of an infrared bolometer array on a silicon fan-out wafer [96]. The infrared bolometer array consists of 320×240 pixels with a pixel pitch of 40 μ m \times 40 μ m and 3 μ m diameter electroplated gold vias.

Wafer-level via-last heterogeneous integration technologies have recently also been implemented for the integration of SMA sheets into MEMS actuators [105] and for various microwave frequency MEMS devices, including tunable RF metamaterials [106], RF phase shifters [109], PTZ microswitches [110] and RF filters and resonators [111], [112]. Fig. 18 shows an example of a RF metamaterial with electrostatically actuated silicon–gold membranes that are integrated on top of a substrate with an embedded reflective metal layer [106].

In addition, heterogeneous integration techniques have been proposed for the integration of graphene membranes into NEMS devices [132]–[134]. In these approaches, localized bonding with patterned intermediate bonding layers [74], 132]–[134] has been used to obtain suspended graphene membranes without the need for etching the intermediate bonding layer underneath the graphene membranes. These types of via-last heterogeneous integration technologies are extremely attractive and promising candidates for large-scale implementation of emerging graphene-based NEMS.

2) Wafer-to-Wafer Component Distribution and Chip-to-Wafer Heterogeneous Integration Platforms Using Via-Last Processes: To address the previously discussed shortcomings of wafer-to-wafer heterogeneous integration platforms with respect to cost and wafer-size incompatibilities for some



Fig. 18. Tunable metamaterial manufactured with wafer-level via-last heterogeneous integration platform shown in Fig. 14(b) [106].



Fig. 19. Die-to-wafer placement of component materials and subsequent wafer-level bonding, processing, and interconnecting the integrated components [122].

applications, a number of modified approaches using via-last processes have been proposed.

An elegant solution for via-last heterogeneous integration of expensive III-V materials that are only available in small wafer sized onto standard-sized silicon wafers is shown in Fig. 19 [87], [122]–[128]. In this approach, nonpatterned dies (parts of a wafer) that contain the photonic layers of interest are placed on a polymer coated silicon target wafer in the areas were the components are needed. This can be done by inexpensive high-speed pick-and-place processes since only very low placement accuracies are required. After the dies are bonded, they are thinned, and subsequently patterned and etched using wafer-level processes to form the photonic devices. This solution also lessens problems caused by differences of thermal expansion between III-V and Si wafer materials during wafer bonding. The approach shown in Fig. 19 has so far only been implemented for the integration of photonic devices on top of silicon-based waveguide structures [87], [122]-[128], but it is, in principle, also an attractive approach for MOEMS, MEMS, and NEMS devices. An alternative approach that addresses the prob-



Fig. 20. Stamp-transfer of nanomaterials to predefined areas with polymer layers by mechanical release and subsequent contact metallization [65]. Reprinted with permission from ACS.

lem of integrating wafers of different sizes and/or wafers with different coefficients of thermal expansion in a cost-efficient way is the use of expandable handle substrates [129].

Other material-transfer approaches compatible with via-last processes include the integration of SMA metal wires on silicon wafers using wire frames [130] or wire bonders [131].

Furthermore, a number of transfer printing and stamping transfer methods using via-last processes have been proposed [65]–[69]. Fig. 20 shows a particular interesting process in which nanomaterials such as nanowires or carbon nanotubes (CNT) can be transferred with the help of a stamp to predefined areas covered by a polymer on a target wafer [65]. The polymer defines the areas were the nanomaterial is released from the stamp and transferred to the target wafer. Thereafter, the nanomaterials are electrically connected to the target wafer by Cr/Au metallization. The demonstrated devices are electronics but this approach is also applicable for integrating NEMS devices. Self-assembly processes have also been implemented for via-last heterogeneous integration of various MOEMS, MEMS, and NEMS devices [53], [71]–[73], [114], [115].

IV. DISCUSSIONS

A large variety of heterogeneous integration technologies are available and they can conceptually be divided into via-first and via-last processes. Each of the proposed techniques has specific advantages and disadvantages. Via-first processes are currently more mature and commercial devices based on some of these technologies are already in very high-volume production today [17], [57], [58]. The main advantages of via-first processes are that the MOEMS or MEMS components can be completely manufactured prior to bonding and integration and that the integration can essentially be done in a single-step bonding process. Disadvantages of via-first processes are that they all require aligned substrate-to-wafer bonding, which adds process complexity and has limitations in the achievable post-bond alignment accuracies. Also, the implementation of reliable via bonding processes for vias with dimensions of below 10 μ m seems challenging. In contrast, via-last processes have not yet reached high-volume production status. However, they hold promise for MOEMS, MEMS, and NEMS with extremely small device dimensions in the nanometer range, very small via dimensions in the sub-micrometer range and placement accuracies of the components on the target wafer in the nanometer range. The distance between the device membrane and the substrate surface can be accurately defined in a large interval between below 100 nm and several tenths of micrometer by the thickness of the intermediate bond-layer. In addition, via-last integration schemes that rely on wafer bonding processes that have no precise substrate-to-wafer alignment requirements can be less complex and costly.

For some applications, wafer-to-wafer heterogeneous integration technologies may not be a cost-efficient solution. As discussed in the previous sections, this is, for example, the case in situations where the manufacturing yield of the components on one or on both of the wafers are low, where the components on the two wafers are very different in size and/or where the components on both wafers are complex and expensive. Also, some materials such as photonic III–V materials may not be available in standard silicon wafer sizes. These problems are being addressed by emerging heterogeneous integration platforms that are being developed, including wafer-towafer selective component distribution (MD) [35]–[38], chipto-wafer pick-and-place integration [87], [122]–[128], expandable handle substrates [129], transfer stamping [65]–[69], and self-assembly processes [53], [71]–[73], [114], [115].

It is remarkable that heterogeneously integrated MEMS devices have recently emerged and succeeded in very competitive markets such as for very high-volume consumer applications [17], [57], [58]. Some of the contributing factors to this commercial success of heterogeneous integration technologies are their compatibility with fables MEMS business models, the ability to use standard CMOS ICs from various sources and the possibility to shrink the overall MEMS device dimensions, which enables the combination of multiple sensors on a highly integrated single chip. Most wafer-level heterogeneous integration technologies allow the placement of the electronic circuits and the MOEMS, MEMS, or NEMS components on top of each other on the same chip area. In the case of capacitive MEMS sensors, the MEMS sensing electrodes can be significantly reduced in size while maintaining the sensitivity because of the close proximity of the sensor electrodes and the capacitive read-out electronics reduces parasitic capacitances. Thus, the overall device dimensions, and consequently, their cost can be reduced. In addition, an infrastructure with several MEMS foundries has emerged in recent years that has made fables MEMS business models viable. Existing MEMS foundries include Dalsa Semiconductor, Micralyne, Silex Microsystems, Asia Pacific Microsystems (APM), IMT, Tronics Microsystems, and others [135], and many of the foundries offer wafer-level heterogeneous integration platforms to their customers.

V. CONCLUSION

Heterogeneous integration technologies allow the combination of different high-performance materials and subsystems to form advanced MOEMS, MEMS, and NEMS devices. Thus, heterogeneous integration technologies enable, for example, the integration of high-performance MOEMS, MEMS, and NEMS components on top of standard, foundry-based CMOS ICs or silicon-based photonic waveguide platforms. No compromise in the material selection has to be made and the same chip area can be used very efficiently both for the MOEMS, MEMS, or NEMS parts and for the electronic or photonic parts. These features will enable future complex, heterogeneous MOEM, MEMS and NEMS solutions with high integration densities and high performances.

ACKNOWLEDGMENT

The authors thank their colleagues at the Microsystem Technology Laboratory at KTH-Royal Institute of Technology, Stockholm, Sweden, for many fruitful discussions.

References

- M. J. Madou, Fundamentals of Microfabrication: The Science of Miniaturization. Boca Raton, FL: CRC Press, 2002.
- [2] G. K. Fedder, R. T. Howe, T.-J. K. Liu, and E. P. Quevy, "Technologies for cofabricating MEMS and electronics," in *Proc. IEEE*, Jan. 2008, vol. 96, no. 2, pp. 306–322.
- [3] O. Brand, "Microsensor integration into systems-on-chip," in Proc. IEEE, Jul. 2006, vol. 94, no. 6, pp. 1160–1176.
- [4] J. Bryzek, A. Flannery, and D. Skurnik, "Integrating micromechanical systems with integrated circuits," *IEEE Instrum. Meas. Mag.*, pp. 51–59, Jun. 2004.
- [5] R. R. Tummala, Fundamentals of Microsystems Packaging. New York: McGraw-Hill, 2001.
- [6] F. Niklaus, J. J. McMahon, J. Yu, S. H. Lee, J.-Q. Lu, T. S. Cale, and R. J. Gutmann, "Wafer-level 3D integration technology platforms for ICs and MEMS," in *Proc. VMIC*, Fremont, CA, 2005, pp. 486–493.
- [7] (2008). International Technology Roadmap for Semiconductors, ITRS 2008 Update [Online]. Available: http://www.itrs.net
- [8] T.-R. Hsu, MEMS Packaging, INSPEC, Inst. Electr. Eng., London, U.K., 2004.
- [9] M. Esashi, "Wafer level packaging of MEMS," J. Micromech. Microeng., vol. 18, 073001, 2008.
- [10] J. Bryzek, S. Nasiri, A. Flannery, H. Kwon, M. Novack, D. Marx, E. Sigari, E. Chen, and J. Garate, "Very large scale integration of MOEMS mirrors, MEMS angular amplifiers and high-voltage, high-density IC electronics for photonic switching," *Nanotech*, vol. 2, pp. 428–431, 2003.
- [11] S. Nasiri, "Wafer level packaging of MOEMS solves manufacturability challenges in optical cross connect," presented at IEEE Photonic Devices Syst. Packag. Symp. 2003, San Francisco, CA.
- [12] C. L. Shieh, J. Y. Chi, C. A. Armiento, P. O. Haugsjaa, A. Negri, and W. I. Wang, "A 1.3 μm InGaAsP ridge waveguide laser on GaAs and Si substrates by thin-film transfer," *Electron. Lett.*, vol. 27, pp. 850–851, 1991.
- [13] K. H. Calhoun, C. B. Camperi-Ginestet, and N. M. Jokerst, "Vertical optical communication through stacked silicon wafers using hybrid monolithic thin film InGaAsP emitters and detectors," *IEEE Photon. Technol. Lett.*, vol. 5, no. 2, pp. 254–257, Feb. 1993.

- [14] A. Goyal, J. Cheong, and S. Tadigadapa, "Tin-based solder bonding for MEMS fabrication and packaging applications," *J. Micromech. Micro*eng., vol. 14, no. 6, pp. 819–825, 2004.
- [15] C.-W. Lin, H.-A. Yang, W. C. Wang, and W. Fang, "Implementation of threedimensional SOI-MEMS wafer-level packaging using throughwafer interconnections," *J. Micromech. Microeng.*, vol. 17, no. 6, pp. 1200–1205, 2007.
- [16] P. Robogiannakis, E. Kyriakis-Bitzaros, K. Minoglou, S. Katsafouros, A. Kostopoulos, G. Konstantinidis, and G. Halkias, "Metallic bonding methodology for heterogeneous integration of optoelectronic dies to CMOS circuits," *Microelectron. Eng.*, vol. 85, no. 4, pp. 727–732, 2008.
- [17] S. Nasiri. New innovations in MEMS fabrications are responsible for meeting the demand for low-cost inertial sensors for consumer markets. White Paper [Online]. Available: http://www.invensense.com
- [18] R. Wolffenbuttel and K. D. Wise, "Low-temperature silicon wafer-towafer bonding using gold at eutectic temperature," *Sen. Actuators A: Phy.*, vol. A43, no. 1–3, pp. 223–229, 1994.
- [19] A.-L. Tiensuu, M. Bexell, J.-A. Schweitz, L. Smith, and S. Johansson, "Assembling three-dimensional microstructures using gold-silicon eutectic bonding," *Sen. Actuators A: Phy.*, vol. A45, no. 3, pp. 227–236, 1994.
- [20] R. Wolffenbuttel, "Low-temperature intermediate Au–Si wafer bonding; eutectic or silicide bond," Sen. Actuators A: Phy., vol. A62, no. 1–3, pp. 680–686, 1997.
- [21] S. Lani, A. Bosseboeuf, B. Belier, C. Clerc, C. Gousset, and J. Aubert, "Gold metallizations for eutectic bonding of silicon wafers," *Microsyst. Technol.*, vol. 12, no. 10/11, pp. 1021–1025, 2006.
- [22] P. Chen, C. Lin, and C. Liu, "Amorphous Si/Au wafer bonding," *Appl. Phy. Lett.*, vol. 90, no. 13, pp. 132120-1–132120-3, 2007.
- [23] H. Gradin, S. Braun, M. Sterner, G. Stemme, and W. van der Wijngaart, "Selective electrochemical release etching of eutectically bonded microstructures," in *Proc. IEEE Transducers*, Denver, CO, 2009, pp. 743–746.
- [24] H. Gradin, S. Braun, G. Stemme, and W. Van Der Wijngaart, "Localized removal of the Au–Si eutectic bonding layer for the selective release of microstructures," *J. Micromech. Microeng.*, vol. 19, no. 10, pp. 105014– 105023, 2009.
- [25] S. Braun, "Wafer-level heterogeneous integration of MEMS actuators," Ph.D. dissertation, KTH-Royal Institute of Technology, Stockholm, Sweden, 2010.
- [26] M. M. Maharbiz, R. T. Howe, and K. S. J. Pister, "Batch transfer assembly of micro-components onto surface and SOI MEMS," in *Proc. Transducers*, Sendai, Japan, 1999, pp. 1478–1481.
- [27] V. Milanovic, M. Maharbiz, and K. S. J. Pfister, "Batch transfer integration of RF microrelays," *IEEE Microw. Guided Wave Lett.*, vol. 10, no. 8, pp. 315–315, 2000.
- [28] V. Milanovic, M. Maharbiz, A. Singh, B. Warneke, N. Zhou, H. K. Chan, and K. S. Pfister, "Microrelays for batch transfer integration in RF systems," in *Proc. IEEE MEMS*, Miyazaki, Japan, 2000, pp. 787–792.
- [29] M. A. Michalicek and V. M. Bright, "Flip-chip fabrication of advanced micromirror arrays," in *Proc. MEMS*, Interlaken, Switzerland, 2001, pp. 313–316.
- [30] M. A. Michalicek and V. M. Bright, "Flip-chip fabrication of advanced micromirror arrays," *Sen. Actuators A: Phy.*, vol. 95, no. 2/3, pp. 152– 167, 2002.
- [31] P. R. Morrow, C.-M. Park, S. Ramanathan, M. J. Kobrinsky, and M. Harmes, "Three-dimensional wafer stacking via Cu–Cu bonding integrated with 65-nm strained-Si/low-k CMOS technology," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 335–337, 2006.
- [32] P. Gueguen, L. D. Cioccia, J. P. Gonchond, P. Gergaud, M. Rivoire, D. Scevola, M. Zussy, D. Lafond, and L. Clavelier, "3D vertical interconnects by copper direct bonding," in *Proc. MRS*, 2009, vol. 1112, p. 81.
- [33] M. Despont, U. Drechsler, R. Yu, H. B. Pogge, and P. Vettiger, "Waferscale microdevice transfer/interconnect: From a new integration method to its application in an AFM-based data-storage system," in *Proc. Transducers*, Boston, MA, vol. 2, 2003, pp. 1907–1910.
- [34] M. Despont, U. Drechsler, R. Yu, H. B. Pogge, and P. Vettiger, "Waferscale microdevice transfer/interconnect: its application in an AFM-based data-storage system," *J. Microelectromech. Syst.*, vol. 13, no. 6, pp. 895– 901, 2004.
- [35] R. Guerre, U. Drechsler, D. Jubin, and M. Despont, "Selective transfer technology for microdevice distribution," *IEEE J. Microelectromech. Syst.*, vol. 17, no. 1, pp. 157–165, Feb. 2008.

- [36] R. Guerre, U. Drechsler, D. Jubin, and M. Despont, "Low-cost AFM cantilever manufacturing technology," *J. Micromech. Microeng.*, vol. 18, 115013, 2008.
- [37] T. Grund, R. Guerre, M. Despont, and M. Kohl, "Transfer bonding technology for batch fabrication of SMA microactuators," *Eur. Phy. J. Special Topics*, vol. 158, no. 1, pp. 237–242, 2008.
- [38] R. Guerre, U. Drechsler, D. Bhattacharyya, P. Rantakari, R. Stutz, R. V. Wright, Z. D. Milosavljevic, T. Vaha-Heikkila, P. B. Kirby, and M. Despont, "Wafer-level transfer technologies for PZT-based RF-MEMS switches," *J. Microelectromech. Syst.*, vol. 19, no. 3, pp. 548– 560, 2010.
- [39] L. Dellmann, U. Drechsler, T. Morf, H. Rothuizen, R. Stutz, J. Weiss, and M. Despont, "3D electro-optical device stacking on CMOS," *Microelectron. Eng.*, vol. 87, pp. 1210–1212, 2010.
- [40] J. J. McMahon, F. Niklaus, R. J. Kumar, J. Yu, J.-Q. Lu, and R. J. Gutmann, "CMP compatibility of partially cured benzocyclobutene (BCB) for a via-first 3D IC process," in *Proc. MRS*, San Francisco, CA, vol. 867, 2005, pp. W4.4.1–W4.4.6.
- [41] R. J. Gutmann, J. J. McMahon, S. Rao, F. Niklaus, and J.-Q. Lu, "Wafer-level via-first 3D integration with hybrid-bonding of Cu/BCB redistribution layers," in *Proc. IWLPC*, San Jose, CA, 2005.
- [42] J. J. McMahon, R. J. Kumar, F. Niklaus, S. H. Lee, J. Yu, J.-Q. Lu, and R. J. Gutmann, "Unit processes for Cu/BCB redistribution layer bonding for 3D ICs," in *Proc. Adv. Metaliz. Conf.*, 2005, pp. 179–183.
- [43] P. De Moor, W. Ruythooren, P. Soussan, B. Swinnen, K. Baert, C. Van Hoof, and E. Beyne, "Recent advances in 3D integration at IMEC," in *Proc. MRS*, 2007, vol. 970 3, pp. 3–12.
- [44] A. Jourdain, S. Stoukatch, P. De Moor, and W. Ruythooren, "Simultaneous Cu–Cu and compliant dielectric bonding for 3D stacking of ICs," in *Proc. IITC*, San Francisco, CA, 2007, pp. 207–209.
- [45] F. Liu, R. R. Yu, A. M. Young, J. P. Doyle, X. Wang, L. Shi, K.-N. Chen, X. Li, D. A. Dipaola, D. Brown, C. T. Ryan, J. A. Hagan, K. H. Wong, M. Lu, X. Gu, N. R. Klymko, E. D. Perfecto, A. G. Merryman, K. A. Kelly, S. Purushothaman, S. J. Koester, R. Wisnieff, and W. Haensch, "A 300mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding," in *Proc. IEDM*, San Francisco, CA, 2008, pp. 1–4.
- [46] P. Enquist, "Scalability and low cost of ownership advantages of direct bond interconnect (DBI[®]) as drivers for volume commercialization of 3-D integration architectures and applications," in *Proc. MRS*, 2009, vol. 1112, p. 33.
- [47] P. Gueguen, L. D. Cioccia, J. P. Gonchond, P. Gergaud, M. Rivoire, D. Scevola, M. Zussy, D. Lafond, and L. Clavelier, "3D vertical interconnects by copper direct bonding," in *Proc. MRS*, 2009, vol. 1112, p. 81.
- [48] P. Enquist, G. Fountain, C. Petteway, A. Hollingsworth, and H. Grady, "Low cost of ownership scalable copper direct bond interconnect 3D IC technology for three dimensional integrated circuit applications," in *Proc. IEEE 3D Syst. Integr.*, Munich, Germany, 2009, pp. 1–6.
- [49] A. Roer, A. Lapadatu, A. Elfving, G. Kittilsland, and E. Hohler, "Low cost, high performance Far Infrared microbolometer," presented at SPIE, Brussels, Belgium, vol. 7726, pp. 77260Z, 2010.
- [50] Handbookof 3D Integration: Technology And Applications Of 3D Integrated Circuits, P. Garrou, C. Bower, and P. Ramm, Eds. Wiley-VCH Verlag GmbH & Co., Weinheim, Germany, 2008.
- [51] J. Gu, W. T. Pike, and W. J. Karl, "A novel vertical solder pump structure for through-wafer interconnects," in *Proc. MEMS*, Hong Kong, China, 2010, pp. 500–503.
- [52] A. Fischer, N. Roxhed, G. Stemme, and F. Niklaus, "Low-cost through silicon vias (TSVs) with wire-bonded metal cores and low capacitive substrate-coupling," in *Proc. MEMS*, Hong Kong, China, 2010, pp. 480– 483.
- [53] A. C. Fischer, N. Roxhed, T. Haraldsson, N. Heinig, G. Stemme, and F. Niklaus, "Fabrication of high aspect ratio through silicon vias (TSVs) by magnetic assembly of nickel wires," in *Proc. IEEE MEMS*, Cancun, Mexico, 2011.
- [54] T. Bauer. First high volume via process for packaging and integration of MEMS/CMOS. White Paper, Silex Micvrosystems [Online] Available: http://www.silexmicrosystems.com
- [55] H. Kuisma, "Wafer level packaging of MEMS," presented at Smart Syst. Integr. Conf., Barcelona, Spain, 2008.
- [56] T. Baumgartner, M. Töpper, M. Klein, B. Schmid, D. Knödler, H. Kuisma, S. Nurmi, H. Kattelus, J. Dekker, and R. Schachler, "A 3-D packaging concept for cost effective packaging of MEMS and ASIC on wafer level," in *Proc. EMPC*, Rimini, Italy, 2009, pp. 1–5.

- [57] MEMS Process Review Report, "InvenSense IDG-300 dual-axis angular rate gyroscope sensor," Chipworks, Ottawa, ON, Canada, MPR-0702– 801, 2007.
- [58] (2010, Nov. 9). Press Release [Online]. Available: http://www. invensense.com
- [59] I. W. Jung, Y.-A. Peter, E. Carr, J.-S. Wang, and O. Solgaard, "Singlecrystal-silicon continuous membrane deformable mirror array for adaptive optics," in *Proc. Opt. MEMS Their Appl. Conf.*, 2006, pp. 152–153.
- [60] I. W. Jung, Y.-A. Peter, E. Carr, J.-S. Wang, and O. Solgaard, "Singlecrystal-silicon continuous membrane deformable mirror array for adaptive optics in space-based telescopes," *IEEE J. Sel. Topics Quant. Electron.*, vol. 13, no. 2, pp. 162–167, Mar./Apr. 2007.
- [61] E.-H. Yang and D. V. Wiberg, "A new wafer-level membrane transfer technique for MEMS deformable mirrors," in *Proc. MEMS*, Interlaken, Switzerland, 2001, pp. 80–83.
- [62] E.-H. Yang and D. V. Wiberg, "A wafer-scale membrane transfer process for the fabrication of optical quality, large continuous membranes," J. *Microelectromech. Syst.*, vol. 12, no. 6, pp. 804–815, 2003.
- [63] E-H. Yang, K. Shcheglov, and S. Troloer-McKinstry, "Concept, modeling and fabrication techniques for large-stroke piezoelectric unimorph deformable mirrors," in *Proc. SPIE Photonics West*, 2003, vol. 4985, pp. 271–278.
- [64] E.-H. Yang, Y. Hishinuma, J.-G. Cheng, S. Trolier-McKinstry, E. Bloemhof, and B. M. Levine, "Thin-film piezoelectric unimorph actuator-based deformable mirror with a transferred silicon membrane," *J. Microelectromech. Syst.*, vol. 15, no. 5, pp. 1214–1225, 2006.
- [65] A. Javey, S. W. Nam, R. S. Friedman, H. Yan, and C. M. Lieber, "Layerby-layer assembly of nanowires for three-dimensional, multifunctional electronics," *Nano Lett.*, vol. 7, no. 3, pp. 773–777, 2007.
- [66] R. Yerushalmi, Z. A. Jacobson, J. C. Ho, Z. Fan, and A. Javey, "Large scale, highly ordered assembly of nanowire parallel arrays by differential roll printing," *Appl. Phy. Lett.*, vol. 91, p. 203104, 2007.
- [67] X. Feng, M. A. Meitl, A. M. Bowen, Y. Huang, R. G. Nuzzo, and J. A. Rogers, "Competing fracture in kinetically controlled transfer printing," *Langmuir*, vol. 23, pp. 12555–12560, 2007.
- [68] H. Onoe, E. Iwase, K. Matsumoto, and I. Shimoyama, "Threedimensional integration of heterogeneous silicon micro-structures by liftoff and stamping transfer," *J. Micromech. Microeng.*, vol. 17, pp. 1818–1827, 2007.
- [69] H. Onoe, E. Iwase, K. Matsumoto, and I. Shimoyama, "3D integration of heterogeneous MEMS structures by stamping transfer," in *Proc. MEMS*, Kobe, Japan, 2007, pp. 175–178.
- [70] M. Liu, W. M. Lau, and J. Yang, "On-demand multi-batch self-assembly of hybrid MEMs by patterning solders of different melting points," J. Micromech. Microeng., vol. 17, pp. 2163–2168, 2007.
- [71] G. M. Whitesides and B. Grzybowski, "Self-assembly at all scales," *Science*, vol. 295, pp. 2418–2421, 2002.
- [72] R. R. A. Syms, E. M. Yeatman, V. M. Bright, and G. M. Whitesides, "Surface tension-powered self-assembly of microstructures—The stateof-the-art," *J. Microelectromech. Syst.*, vol. 12, no. 4, pp. 387–417, 2003.
- [73] M. Mastrangeli, S. Abbasi, C. Varel, C. Van Hoof, J.-P. Celis, and K. F. Böhringer, "Self-assembly from milli- to nanoscales: methods and applications," *J. Micromech. Microeng.*, vol. 19, no. 8, p. 083001, 2009.
- [74] F. Niklaus, G. Stemme, J.-Q. Lu, and R. J. Gutmann, "Adhesive wafer bonding," *J. Appl. Phy., Appl. Phy. Rev. Focused Rev.*, vol. 99, no. 1, pp. 031101.1–031101.28, 2006.
- [75] F. Niklaus, P. Enoksson, E. Kälvesten, and G. Stemme, "Void-free full wafer adhesive bonding," in *Proc. MEMS*, Miyazaki, Japan, 2000, pp. 247–252.
- [76] F. Niklaus, P. Enoksson, E. Kälvesten, and G. Stemme, "Low temperature full wafer adhesive bonding," *J. Micromech. Microeng.*, vol. 11, no. 2, pp. 100–107, 2001.
- [77] F. Niklaus, H. Andersson, P. Enoksson, and G. Stemme, "Low temperature full wafer adhesive bonding of structured wafers," *Sen. Actuators A*, vol. 92, no. 1–3, pp. 235–241, 2001.
- [78] F. Niklaus, "Adhessive wafer bonding for microelectronic and microelectromechanical systems," Ph.D. dissertation, KTH-Royal Institute of Technology, Stockholm, Sweden, 2002.
- [79] F. Niklaus, R. J. Kumar, J. J. McMahon, J. Yu, J.-Q. Lu, T. S. Cale, and R. J. Gutmann, "Adhesive wafer bonding using partially curred benzocyclobutene (BCB) for three-dimensional integration," *J. Electrochem. Soc.*, vol. 153, no. 4, pp. G291–G295, 2006.
- [80] M. Populin, A. Decharat, F. Niklaus, and G. Stemme, "Thermosetting nano-imprint resists: Novel materials for adhesive wafer bonding," in *Proc. MEMS*, Kobe, Japan, 2007, pp. 239–242.

- [81] F. Niklaus, A. Decharat, F. Forsberg, N. Roxhed, M. Lapisa, M. Populin, F. Zimmer, J. Lemm, and G. Stemme, "Wafer bonding with nano-imprint resists as sacrificial adhesive for fabrication of silicon-on-integratedcircuit (SOIC) wafers in 3D integration of MEMS and ICs," *Sen. Actuators A: Phy.*, vol. 154, pp. 180–186, 2009.
- [82] F. Niklaus, "Adhesive wafer bonding, applications and trends," presented at ECS Wafer Bonding Symp., Las Vegas, NV, 2010.
- [83] Q.-Y. Tong, G. Fountain, and P. Enquist, "Room temperature SiO2/SiO2 covalent bonding," *Appl. Phy. Lett.*, vol. 89, pp. 042110-1–042110-3, 2006.
- [84] P. Enquist, "Room temperature direct wafer bonding for three dimensional integrated sensors," *Sen. Materials*, vol. 17, no. 6, pp. 307–316, 2005.
- [85] H. Wada and T. Kamijoh, "Room-temperature CW operation of InGaAsP lasers on Si fabricated by wafer bonding," *Photon. Tech. Lett.*, vol. 8, no. 2, pp. 173–175, 1996.
- [86] N. M. Jokerst, M. A. Brooke, S.-Y. Cho, S. Wilkinson, M. Vrazel, S. Fike, J. Tabler, Y. J. Joo, S.-W. Seo, D. S. Wills, and A. Brown, "The heterogeneous integration of optical interconnections into integrated microsystems," *IEEE J. Sel. Topics Quan. Electron.*, vol. 9, no. 2, pp. 350–360, Mar./Apr. 2003.
- [87] D. Liang, G. Roelkens, R. Baets, and J. E. Bowers, "Hybrid integrated platforms for silicon photonics," *Materials*, vol. 3, pp. 1782–1802, 2010.
- [88] S. Haasl, F. Niklaus, and G. Stemme, "Arrays of monocrystalline silicon micromirrors fabricated using CMOS compatible transfer bonding," in *Proc. MEMS*, Kyoto, Japan, 2003, pp. 271–274.
- [89] F. Niklaus, S. Haasl, and G. Stemme, "Arrays of monocrystalline silicon micromirrors fabricated using CMOS compatible transfer bonding," *IEEE J. Microelectromech. Syst.*, vol. 12, no. 4, pp. 465–469, Aug. 2003.
- [90] T. Bakke, B. Völker, D. Rudloff, M. Friedrichs, H. Schenk, and H. Lakner, "Large scale, drift free monocrystalline silicon micromirror arrays made by wafer bonding," in *Proc. SPIE*, 2006, vol. 6114, pp. 02.1–02.7.
- [91] F. Zimmer, M. Lapisa, T. Bakke, M. Bring, G. Stemme, and F. Niklaus, "1-Megapixel mono-crystalline silicon micro-mirror array on CMOS driving electronics manufactured with very large scale heterogeneous system integration," *IEEE J. Microelectromech. Syst.*, to be published.
- [92] F. Zimmer, M. A. Lapisa, T. Bakke, M. Bring, G. Stemme, and F. Niklaus, "Very large scale heterogeneous system integration for 1-megapixel mono-crystalline silicon micro-mirror array on CMOS driving electronics," in *Proc. IEEE MEMS*, Cancun, Maxico, 2011.
- [93] M. A. Lapisa, F. Zimmer, A. Gehner, G. Stemme, and F. Niklaus, "Hidden-hinge micro-mirror arrays made by heterogeneous integration of two mono-crystalline silicon layers," in *Proc. IEEE MEMS*, Cancun, Maxico, 2011.
- [94] F. Niklaus, E. Kälvesten, and G. Stemme, "A new concept for CMOScompatible fabrication of uncooled infrared focal plane arrays using wafer-scale device transfer bonding," in *Proc. SPIE*, 2001, vol. 4369, pp. 397–404.
- [95] F. Niklaus, E. Kälvesten, and G. Stemme, "Wafer-level membrane transfer bonding of polycrystalline silicon bolometers for use in infrared focal plane arrays," *J. Micromech. Microeng.*, vol. 11, pp. 509–513, 2001.
- [96] F. Niklaus, J. Pejnefors, M. Dainese, M. Haggblad, P.-E. Hellström, U. J. Wallgren, and G. Stemme, "Characterization of transfer-bonded silicon bolometer arrays," in *Proc. SPIE*, Orlando, FL, vol. 5406, 2004, pp. 521–530.
- [97] F. Forsberg, N. Roxhed, P. Ericsson, S. Wissmar, F. Niklaus, and G. Stemme, "High-performance quantum-well silicon-germanium bolometers using IC-compatible integration for low-cost infrared imagers," in *Proc. Transducers*, Denver, CO, 2009, pp. 2214–2217.
- [98] A. Fischer, M. A. Lapisa, N. Roxhed, M. Antelius, G. Stemme, and F. Niklaus, "Selective electroless nickel plating on oxygen-plasmaactivated gold seed layers for the fabrication of low-contact resistance vias and microstructures," in *Proc. MEMS*, Hong Kong, China, 2010, pp. 472–475.
- [99] M. A. Lapisa, F. Zimmer, F. Niklaus, A. Gehner, and G. Stemme, "CMOS-integrable piston-type micromirror array for adaptive optics made of mono-crystalline silicon using 3-D integration," in *Proc. MEMS*, Sorrento, Italy, 2009, pp. 1007–1010.
- [100] T. Bakke, M. Friedrichs, B. Völker, M. Reiche, L. Leonardsson, H. Schenk, and H. Lakner, "Spatial light modulators with monocrystalline silicon micromirrors made by wafer bonding," in *Proc. SPIE*, 2005, vol. 5715, pp. 69–80.
- [101] T. Bakke, B. Völker, H. Schenk, I. Radu, and M. Reiche, "Wafer bonding for optical MEMS," in *Proc. ECS*, PV2005-02, 2005, pp. 184–193.

- [102] A. W. Topol, D. C. La Tulipe Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong, "Three-dimensional integrated circuits," *IBM J. Res. Dev.*, vol. 50, no. 4/5, pp. 491–506, 2006.
- [103] T. Akiyama, U. Staufer, and N. F. de Rooij, "Wafer- and piece-wise Si tip transfer technologies for applications in scanning probe microscopy," *J. Microelectromech. Syst.*, vol. 8, no. 1, pp. 65–70, 1999.
- [104] F. Zimmer, F. Niklaus, M. Lapisa, T. Ludewig, M. Bring, M. Friedrichs, T. Bakke, H. Schenk, and W. van der Wijngaart, "Fabrication of largescale mono-crystalline silicon micro-mirror arrays using adhesive wafer transfer bonding," in *Proc. SPIE*, San Jose, CA, vol. 7208, 2009, pp. 720807-1–720807-9.
- [105] S. Braun, N. Sandstrom, G. Stemme, and W. van der Wijngaart, "Waferscale manufacturing of bulk shape memory alloy microactuators based on adhesive bonding of titanium-nickel sheets to structured silicon wafers," *J. Microelectromech. Syst.*, vol. 18, no. 6, pp. 1309–1317, 2009.
- [106] M. Sterner, D. Chicherin, A. V. Räisänen, G. Stemme, and J. Oberhammer, "RF MEMS high-impedance tuneable metamaterials for millimeterwave beam steering," in *Proc. MEMS*, Sorrento, Italy, 2009, pp. 896–899.
- [107] S. H. Lee, F. Niklaus, R. J. Kumar, H.-F. Li, J. J. McMahon, J. Yu, J.-Q. Lu, T. S. Cale, and R. J. Gutmann, "Fine keyed alignment and bonding for wafer-level 3D ICs," in *Proc. MRS*, San Francisco, CA, vol. 914, 2006, pp. 433–438.
- [108] F. Niklaus, P. Enoksson, E. Kälvesten, and G. Stemme, "A method to maintain wafer alignment precision during adhesive wafer bonding," *Sen. Actuators A*, vol. 107, no. 3, pp. 273–278, 2003.
- [109] N. Somjit, G. Stemme, and J. Oberhammer, "Binary-coded 4.25bit wband monocrystalline-silicon MEMS multi-stage dielectric-block phase shifters," *IEEE/MTT-S Trans. Microw. Theory Technol.*, vol. 57, no. 11, pp. 2834–2840, Sep. 2009.
- [110] F. Saharil, R. V. Wright, P. Rantakari, P. B. Kirby, T. Vähä-Heikkilä, F. Niklaus, G. Stemme, and J. Oberhammer, "Low-temperature CMOScompatible 3D-integration of monocrystalline-silicon based PZT RF MEMS switch actuators on RF substrates," in *Proc. MEMS*, Hong Kong, China, 2010, pp. 47–50.
- [111] T. Matsumura, M. Esashi, H. Harada, and S. Tanaka, "Multi-band RF filter integrating different modes of AlN resonator by CMOS-compatible process," in *Proc. Ultrason. Symp. (IUS)*, Rome, Italy, 2009, pp. 2141– 2144.
- [112] T. Matsumura, M. Esashi, H. Harada, and S. Tanaka, "Multi-band radiofrequency filters fabricated using polyimide-based membrane transfer bonding technology," *J. Micromech. Microeng.*, vol. 20, no. 9, p. 095027, 2010.
- [113] A. Lapadatu, G. Kittilsland, A. Elfving, E. Hohler, T. Kvisterøy, T. Bakke, and P. Ericsson, "High-performance long wave infrared bolometer fabricated by wafer bonding," in *Proc. SPIE*, 2010, vol. 7660, p. 766016.
- [114] T. Fukushima, T. Konno, K. Kiyoyama, M. Murugesan, K. Sato, W. C. Jeong, Y. Ohara, A. Noriki, S. Kanno, Y. Kaiho, H. Kino, K. Makita, R. Kobayashi, C.-K. Yin, K. Inamura, K.-W. Lee, J.-C. Bea, T. Tanaka, and M. Koyanagi, "New heterogeneous multi-chip module integration technology using self-assembly method," in *Proc. Electron Devices Meet.*, 2008, pp. 1–4.
- [115] U. Srinivasan, M. A. Helmbrecht, C. Rembe, R. S. Muller, and R. T. Howe, "Fluidic self-assembly of micromirrors onto microactuators using capillary forces," *IEEE J. Sel. Topics Quan. Electron.*, vol. 8, no. 1, pp. 4–11, Jan./Feb. 2002.
- [116] F. Niklaus, C. Jansson, A. Decharat, J.-E. Källhammer, H. Pettersson, and G. Stemme, "Uncooled infrared bolometer arrays operating in a low to medium vacuum atmosphere: Performance model and tradeoffs," in *Proc. SPIE*, Orlando, FL, vol. 6542, 2007, pp. 1M.1–1M.12.
- [117] N. Roxhed, F. Niklaus, A. C. Fischer, F. Forsberg, L. Höglund, P. Ericsson, B. Samel, S. Wissmar, A. Elfvingc, T. I. Simonsen, K. Wang, and N. Hoivik, "Low-cost uncooled microbolometers for thermal imaging," in *Proc. SPIE*, Brussels, Belgium, vol. 7726, 2010, p. 772611.
- [118] F. Niklaus, P. Enoksson, P. Griss, E. Kälvesten, and G. Stemme, "Low temperature wafer level transfer bonding," *IEEE J. Microelectromech. Syst.*, vol. 10, no. 4, pp. 525–531, 2001.
- [119] J.-E. Källhammer, H. Pettersson, D. Eriksson, S. Junique, S. Savage, C. Vieider, J. Y. Andersson, F. Niklaus, and G. Stemme, "Fulfilling the pedestrian protection directive using a long-wavelength infrared camera designed to meet the performance and cost targets," in *Proc. SPIE*, Strasbourg, France, vol. 6198, 2006, pp. 74–84.
- [120] F. Niklaus, C. Vieider, and H. Jakobsen, "MEMS-based uncooled infrared bolometer arrays—A review," in *Proc. SPIE*, Beijing, China, vol. 6836, 2007, pp. 0D1–0D15.

- [121] F. Niklaus, A. Decharat, C. Jansson, and G. Stemme, "Performance model for uncooled infrared bolometer arrays and performance predictions of bolometers operating at atmospheric pressure," *Infrared Phy. Technol.*, vol. 51, no. 3, pp. 168–177, 2008.
- [122] G. Roelkens, D. Van Thourhout, and R. Baets, "Heterogeneous integration of III–V membrane devices and ultracompact SOI waveguides," *LEOS Summer Topicals*, pp. 23–24, 2004.
- [123] G. Roelkens, J. Brouckaert, D. Taillaert, P. Dumon, W. Bogaerts, D. Van Thourhout, R. Baets, R. Nötzel, and M. Smit, "Integration of InP/InGaAsP photodetectors onto silicon-on-insulator waveguide circuits," *Optics Exp.*, vol. 13, pp. 10102–10108, 2005.
- [124] G. Roelkens, D. Van Thourhout, and R. Baets, "Ultra-thin benzocyclobutene bonding of III–V dies onto SOI substrate," *Electron. Lett.*, vol. 41, no. 9, pp. 561–562, 2005.
- [125] G. Roelkens, D. Van Thourhout, and R. Baets, "Coupling schemes for heterogeneous integration of III–V membrane devices and silicon-oninsulator waveguides," *J. Lightw. Technol.*, vol. 23, no. 11, pp. 3827– 3831, 2005.
- [126] I. Christiaens, G. Roelkens, K. De Mesel, D. Van Thourhout, and R. Baets, "Thin-film devices fabricated with benzocyclobutene adhesive wafer bonding," *J. Lightw. Technol.*, vol. 23, pp. 517–523, May 2005.
- [127] G. Roelkens, J. Brouckaert, D. Van Thourhout, R. Baets, R. Nötzel, and M. Smit, "Adhesive bonding of InP/InGaAsP dies to processed siliconon-insulator wafers using DVS-bis-benzocyclobutene," *J. Electrochem. Soc.*, vol. 153, no. 12, pp. G1015–G1019, 2006.
- [128] G. Roelkens, J. Van Campenhout, J. Brouckaert, D. Van Thourhout, R. Baets, P. R. Romeo, P. Regreny, A. Kazmierczak, C. Seassal, X. Letartre, G. Hollinger, J. M. Fedeli, L. Di Cioccio, and C. Lagahe-Blanchard, "III–V/Si photonics by die-to-wafer bonding," *Materials Today*, vol. 10, no. 7–8, pp. 36–43, 2007.
- [129] F. Forsberg, N. Roxhed, G. Stemme, and F. Niklaus, "Heterogeneous integration technology for combination of different wafer sizes using an expandable handle substrate," in *Proc. IEEE MEMS*, Cancun, Mexico, 2011.
- [130] D. Clausi, H. Gradin, S. Braun, J. Peirs, G. Stemme, D. Reynaerts, and W. van der Wijngaart, "Design and wafer-level fabrication of SMA wire microactuators on silicon," *J. Microelectromech. Syst.*, vol. 19, no. 4, pp. 982–991, 2010.
- [131] A. C. Fischer, H. Gradin, S. Braun, S. Schröder, G. Stemme, and F. Niklaus, "Wafer-level integration of NiTi shape memory alloy wires for the fabrication of microactuators using standard wire bonding technology," in *Proc. IEEE MEMS*, Cancun, Mexico, 2011.
- [132] C.-L. Wong, M. Annamalai, Z.-Q. Wang, and M. Palaniapan, "Characterization of nanomechanical graphene drum structures," J. Micromech. Microeng., vol. 20, pp. 115029, 2010.
- [133] J. S. Bunch, A. M. van der Zande, S. S. Verbridge, I. W. Frank, D. M. Tanenbaum, J. M. Parpia, H. G. Craighead, and P. L. McEuen, "Electromechanical resonators from graphene sheets," *Science*, vol. 315, pp. 490–493, 2007.
- [134] J. T. Robinson, M. Zalalutdinov, J. W. Baldwin, E. S. Snow, Z. Wei, P. Sheehan, and B. H. Houston, "Wafer-scale reduced graphene oxide films for nanomechanical devices," *Nano Lett.*, vol. 8, pp. 3441–3445, 2008.
- [135] (2010, May 18). Top 20 MEMS foundries. i-Micronews, Yole Development [Online]. Available: http://www.i-micronews.com



Martin Lapisa received the "Diplomingenieur der Mikrosystemtechnik" (Diploma) degree from the Department of Microsystems Engineering (IMTEK), University of Freiburg i.Br., Freiburg, Germany, in 2006. He is currently working toward the Ph.D. degree in 3-D MEMS integration in the Microsystem Technology Laboratory, KTH-Royal Institute of Technology, Stockholm, Sweden.



Göran Stemme (F'06) received the M.Sc. degree in electrical engineering in 1981 and the Ph.D. degree in solid-state electronics in 1987, both from the Chalmers University of Technology, Gothenburg, Sweden.

In 1981, he joined the Department of Solid State Electronics, Chalmers University of Technology, where, in 1990, he became an Associate Professor (Docent) heading the silicon sensor research group. In 1991, he was appointed Professor at KTH-Royal Institute of Technology, Stockholm, Sweden,

where he currently heads the Microsystem Technology Laboratory, School of Electrical Engineering. His current research interests include microsystem technology based on micromachining of silicon. He has authored or coauthored more than 260 research journal and conference papers. He has more than 22 patent proposals or granted patents.

Dr. Stemme is a member of the Royal Swedish Academy of Sciences (KVA).



Frank Niklaus (M'09) received the M.Sc. degree in mechanical engineering from the Technical University of Munich (TUM), Munich, Germany, in 1998, and the Ph.D. degree in MEMS from KTH-Royal Institute of Technology, Stockholm, Sweden, in 2002.

He was a Consultant for industry and a Visiting Scholar at the Rensselaer Polytechnic Institute, Troy, NY, where he was working with 3D-IC technologies. He is currently an Associate Professor in the Microsystem Technology Laboratory, KTH-Royal Institute of Technology, where he is the Leader of the

Micro- and Nanosystem Integration Group.