



Project Report #2 M/Tu
 Should have some full system integration results

PGA conversion
 rail-to-rail in/out
 Regulators




Driving NMOS: bias increase in I_{DN}
 pulls output down fast (good)
 but never gets to 0.

Driving PMOS: decrease in $|I_{DP}|$ (to 0)
 and it's the same
 \Rightarrow RC as a switch



need to drive PGA output to 0
 \Rightarrow 2nd stage

NMOS CS, or PMOS? or both?




Debugging

- 1) modularity, source code control
 if it works, name it, copy it, re-use it, but don't touch it
 - 2) Don't hack. Simplify until you understand, then build back up. Use pizza, OH
 - 3) Start w/ supply, bias voltages, branch currents, Ideal sources, simple feedback, ideal feedback, etc.
- make sure that you understand before you move on

OPA 340

Rail-to-rail in/out



- need to be careful of tail current & bias

- actually V_{ic} sees beyond both rails

$$\frac{C_{VT}}{PGA}$$


can drive:

capacitive load to 0

50k load V_{DD}


Resistive load close to

V_{DD} , but not 0



OPA Family


- gain boost
- Rail-to-rail input OK




Regulators

Varying digital current is the ^{main} problem

Variation Temp, V_{BAT}

Last time I_{DD}  R_{load} ≈ 0.15 mΩ
 ⇒ ΔV_{cap} = 0.16V



- 1) reduce magnitude of voltage change
- 2) Shift it up a bit

Reduce magnitude

→ avoid voltage gain around the loop


at 10MHz

already have gain around the loop at low frequency. Must be > 10 to meet spec.

At 10MHz $|Z_{cap}| = \frac{1}{\omega C} = \frac{1}{(2\pi \times 10^7)(10^{-8})}$

$= \frac{100}{2\pi} \approx 16$

Shift it up:



2nd stage gain = ?

$\omega_{p2} = \frac{1}{R_D C_L}$

$R_D = r_{op} \parallel r_{osignal}$

$\frac{1}{\lambda I_D}$

$\omega_{p2} \approx \frac{1}{r_{os} C_L} = \frac{\lambda I_D}{10^{-8}} = 10^9 [0.1, 1, 5]$
 $= 10^6 [0.1 - 5]$

$f_{p2} = 10^4 - 10^6$ MHz


so at 10MHz, g_m is driving the cap.

@ 10MHz

$$g_m / A_{v2} = \frac{g_m}{\omega C_L} = \frac{2 I_D}{V_{ov}} (16 \Omega)$$

$$f_{min} = 2 \sqrt{\{1,5\} \mu A} = [6-100] \text{ mS}$$

$$A_{v2} (10 \text{ MHz}) \approx [0.1-2]$$




need $\omega_{p1} > |A_{v10}| \omega_{p2} = \omega_u$ for stability

problem? consider

$$A_{G \rightarrow D} = -g_m R_D$$

$$A_{S \rightarrow D} = g_m R_D$$




if $V_G = \text{const}$

$$\frac{\Delta v_{data}}{V_G} = g_m R_D$$

$$\Delta v = 8 \text{ mV @ } 10 \text{ MHz}$$

also need

$|A_{v10}| A_{v2} (\sim 2 \times 10^7)$ big enough to knock down ripple e.g. > 10



with no ripple on V_{DD} on-chip V_{DAT} with each digital pulse drops $(2.5)(4 \mu A) = 8 \text{ mV}$

So don't make V_G const @ 10MHz

i.e. make sure that there is gain.

Do you need 2 stage?

Why not do this? with digital too?

