

Presentations - have ppt ready to go
 Design Due 2 weeks!

- integration!

System block diagram, ADC/P2A timing

Subclass, take 2

Example embedded code #include "analog.h"

P2A_IN_SEL = P2AT; #defined values please



P2A_GAIN = 1;

ADC_SAMPLE();


for (i=0; i<100; i++) ; delay to let ADC cycle

x = ADC_RES;

Typically these are all memory mapped registers



Many timing options. One simple one is LD = ϕ_2





LOW


You get to decide ϕ , ϕ_2 and pick a digital clock frequency

Some issues w/ switches


- find bias junctions



Charge injection



after settling




in the linear region





$$C_{gs} = \frac{1}{2}WL(C_{ox} + C_{ox}')W$$

$$C_{gd} = \frac{1}{2}WL(C_{ox} + C_{ox}')W$$

$$V_{GS} = V_{FN}$$



PCRA:



$$(V_{ref} - V_{in}) + \frac{1}{2}V_{ref}$$

say $W = 1\mu m$ $C_{ox}' = 1fF/\mu m^2 \Rightarrow C_{gd} = 1fF$

$$V_{th} = 0.2V$$

$$Q = (V_{th}) / (C_{gd}) = 0.2fC$$

$$\Delta V_{charge\ injection} = \frac{Q}{C_{out}} = \frac{V_{th} C_{gd}}{C_{out}}$$

$$= 0.2V \frac{1fF}{C_{out}}$$

$$C_{out} = 1pF \Rightarrow 0.2mV$$

$$C_{out} = 4fF \Rightarrow 50mV$$