## EE 140 HW 4

24 pts +1 per entry

- (i) If Cgs dominates,  $Cgs = \frac{2}{3}(2w)(2L)Cox \rightarrow 4x$  increase If Cgd dominates,  $Cgd = CiW \cdot 2 \rightarrow 2x$  increase, but gain also went up  $2x \approx still 4x$  increase,
- (2) Cgs doesn't change but Miller-multiplied Cgd draps to \frac{1}{2}x.
- 2 Problem 5 from FOO midterm 1

$$6m = \frac{gm}{1 + gm \frac{1}{gm}} = \frac{gm}{2}$$

$$A_{VB\to 1} = \frac{gm}{2} \frac{2}{3} \frac{1}{gm} = \frac{1}{3}$$

$$6m = \frac{gm}{1 + gm \frac{1}{gm}} = \frac{gm}{2}$$

$$Av_{B\rightarrow 2} = \frac{-gm}{2} \frac{z}{3} r_c = \frac{-gmr_c}{3}$$

$$Cin = \frac{2}{3}Cgs + \left(1 + \frac{gmr_o}{3}\right)Cgd$$

+2 for finding both Miller gains

+2 for getting correct Cin expression

$$Pol, up = \frac{r_o + r_c}{1 + gmr_o} = \frac{Z}{gm}$$

- +1 each for ro\_up, ro\_down, and ro\_total
- +1 setting up equations for Cin
- +1 for finding correct Cin

$$R_{01} = \frac{2}{gm} / \frac{1}{gm} = \frac{2}{3gm}$$

$$Roz, down = r_o + (l+gmr_o) \frac{1}{gm} \approx 2r_o$$

$$Roz = r_0 // 2r_c = \frac{z}{3} r_c$$

$$A_V = \frac{1}{\lambda V_{OV}}$$

then need

$$\lambda = \frac{O_1 l_{um}}{L} \frac{1}{V} = \frac{1}{SO}$$

$$gm = \frac{2I_p}{V_o \sqrt{}}$$

$$I_D = \frac{gmV_{oV}}{2} = 200 \text{ nA}$$

$$I_{D} = \frac{u C_{CX}}{2} \frac{W}{L} V_{ov}^{2}$$

Wn = 100 mm

17 pts


+1 per entry in M1/M2 design table

+1 per entry in Av,wp,wu,Cin,swing table

(1) Note that we don't meet the bandwidth spec because 
$$C_5d = 60 fF$$
 in total (NMOS + PMOS) at the odpot node which is signifiant compared to 200 fF,

The only way to get the bandwidth with a common source would be to make the devices so large that God >> CL which is impractical,

P4) a)



4a) 4 pts. Full credit for noting that the short channel devices look mostly velocity saturated, and that the long channel devices look quadratic over some range.

Short channel devices do look linear as expected in velocity saturated devices. The long channel devices look mostly quadratic. They look like they start to turn linear near the higher values of Vgs (~0.8V).

b) We can find Vt by choosing two (Vgs,Id) pairs on the curve and dividing them.

For the NMOS:

$$\frac{I_{D1}}{I_{D2}} = \frac{(Vgs1 - Vt)}{(Vgs2 - Vt)} = \frac{378uA}{580uA} = \frac{0.7V - Vt}{0.9V - Vt}$$

Which results in Vtn = 325 mV.

For the PMOS:

$$\frac{I_{D1}}{I_{D2}} = \frac{(Vgs1 - Vt)}{(Vgs2 - Vt)} = \frac{149uA}{248uA} = \frac{0.7V - Vt}{0.9V - Vt}$$

4b) 4 pts. Full credit for attempt at estimating Vt and CoxVscl from slope

Which results in Vtp = 400 mV.


We can find Cox\*Vscl for the NMOS by:

$$Cox * Vscl = \frac{I_D}{W(Vas - Vt)} = \frac{429uA}{1um(0.75V - 0.325V)} = 1000 \frac{A}{um V}$$

For the PMOS:

$$Cox * Vscl = \frac{I_D}{W(Vgs - Vt)} = \frac{173uA}{1um(0.75V - 0.400V)} = 500 \frac{A}{um V}$$

c)



Using the same approach as (b) and choosing points on the straight portion of the curve:

For the NMOS:

$$\frac{\sqrt{I_{D1}}}{\sqrt{I_{D2}}} = \frac{(Vgs1 - Vt)}{(Vgs2 - Vt)} = \frac{0.0101}{0.03149} = \frac{0.45V - Vt}{0.55V - Vt}$$


Which results in Vtn = 400 mV.


For the PMOS:

$$\frac{\sqrt{I_{D1}}}{\sqrt{I_{D2}}} = \frac{(Vgs1 - Vt)}{(Vgs2 - Vt)} = \frac{0.007461}{0.00977} = \frac{0.45V - Vt}{0.55V - Vt}$$

Which results in Vtp = 114 mV. (note that this seems too low)

d)





4c) 4 pts. Full credit for the right approach (slope of curve) For the short channel devices (left plot),

The NMOS slope is:

$$\frac{0.105V - 10mV}{decade} = 95mV/dec$$

4d) 2 pts. Full credit for right approach ( n\*60mV/decade = 1/(slope of curves) )

Which yields n=95/60 = 1.58 for the short channel NMOS.

The PMOS slope is:


$$\frac{0.065V - 5mV}{decade} = 60mV/dec$$


Which yields n=60/60 = 1 for the short channel PMOS. Note that this model shows that the PMOS is as good as a BJT; it can't get any better than this.

For the long channel devices (right plot), they both have nearly the same slope of 70mV/decade.

Which yields n=70/60 = 1.2 for the long channel NMOS and PMOS.

e)






For short channel devices (left) we expect to see that gm becomes constant when velocity saturation is reached, which appears to begin happening somewhere around Vgs of 0.4V (which is a higher field than the expected 1V/um).

For long channel devices (right) gm should linearly increase with Vgs which appears to be mostly the case here until we begin reaching higher values of Vgs. Our 1V/um model says the long channel devices should saturate at Vgs=1V.


4e) 4 pts.

- --> 1 pt each for saying that short channel (vel. sat model) should be constant, long channel (quadratic model) should be linear in Vov
- --> 1 pt each for giving a reasonable range for short and long.
- --> 2 pts for saying something related to field to explain why.



The short channel PMOS in subthreshold appears to be the best, closely followed by both of the long channel devices, also in subthreshold.

4f) 2 pts. Full credit for plots and choosing highest gm/ld




There appear to be visible transitions from saturation to triode for all devices. For the short channel devices vdsat appears to be about 0.2 V while the long channel devices have vdsat ~0.3V.


Extrapolating linear region to intersect with the x-axis yields:


Device	VA
NMOS 1um/100nm	0.5 V
NMOS 10um/1um	16 V
PMOS 1um/100nm	0.7 V
PMOS 10um/1um	21 V


## 8 pts for part (a)

- +2 for plot,
- +2 for some discussion of triode/saturation for long vs short channel,
- +1 (4pts total) for each of the four VA values within reasonable range









Device	Max ro [Ohms]	Vds Range for >Ro/2
NMOS 1um/100nm	8k	>160mV
NMOS 10um/1um	130k	>390mV
PMOS 1um/100nm	28k	>170mV
PMOS 10um/1um	340k	>440mV

d)

Using  $r_o=rac{1+\lambda V_{
m DS}}{\lambda I_D}$  with lambda = 1/VA yields the following results.

Device	Ro @ Vds = 1 V
NMOS 1um/100nm	7.9k
NMOS 10um/1um	120k
PMOS 1um/100nm	27k
PMOS 10um/1um	300k

They match relatively well for the short channel devices and are within 10% or so for the long channel devices.

The long channel matching becomes much worse below Vds  $^{\sim}$  0.5V, while the short channel matches relatively well down to a lower Vds of 0.2 V - 0.3 V.

4 pts. Full credit for any answer showing some thought.

## HW4 grading rubric

- 1) 24 pts total. 1 pt each for each value in each part.
- 2) 10 pts total
- 2a) 8pts
- 1 pt each for ro up, ro down, ro total (6pts total)
- 1 pt for Cin equation
- 1 pt for correct Cin
- 2b) 2pt for setting up equations, 2 pt for correct Cin
- 3) 23 pts total.
- 17 pts for design process. 1 pt for each value in transistor table and 1 pt for each in spec table (Av,wp,wu,etc)
- 3a) 2 pts. Full credit for any discussion of channel field
- 3b) 2 pts. Full credit for some discussion of design choices that affect power
- 3c) 2 pts. Full credit for some discussion of design choices that affect capacitance
- 4) 20 pts total
- 4a) 4 pts. Full credit for noting that the short channel devices look mostly velocity saturated, and that the long channel devices look quadratic over some range.
- 4b) 4 pts. Full credit for attempt at estimating Vt and CoxVscl from slope
- 4c) 4 pts. Full credit for the right approach (slope of curve)
- 4d) 2 pts. Full credit for right approach ( n\*60mV/decade = 1/(slope of curves) ) 4e) 4 pts.
- --> 1 pt each for saying that short channel (vel. sat model ) should be constant, long channel (quadratic model) should be linear in Vov
- --> 1 pt each for giving a reasonable range for short and long.
- --> 2 pts for saying something related to field to explain why.
- 4f) 2 pts. Full credit for plots and choosing highest gm/Id
- 5) 20 pts total.
- 5a) 8 pts
- +2 for plot,
- +2 for some discussion of triode/saturation for long vs short channel,
- +1 (4pts total) for each of the four VA values within reasonable range
- 5b) 4 pts. +1 per plot
- 5c) 4 pts. +1/2 for each max ro and vds range
- 5d) 4 pts. Full credit for any answer showing some thought.

## 240A only

P6) 10 pts

Half for coming up with a model.

Half for evaluating its accuracy.