

Project

Final Design due ~ 2 weeks (9 AM monday)



Presentations on going: David, me, me wk 14,

RRR I designed, I calculated, I measured


After sort - die-level testing of chips

- acceptance testing, binning, BIST
- distal trimming


Charge Injection Settling



Distal trim



$P R_0 < \text{desired} < (P R_0 + R_1)$





PMOS OK Big capacitor $\& C_{min} = 2.56 pF$

Minimum sized PMOS $R_{on} = 50K?$

$\tau = 100ns?$
maybe OK

if not, need to make wider



problem: charge injection as switch turns off



After settling $V_D = V_L$ $I_D = 0$

$$Q_{ch} = C_{gs}(V_{gs} - V_t) = W L C_{ox} (V_{DD} - V_L - V_t)$$

e.g. $(0.13 \mu m)(0.065 \mu m)(10 \frac{fF}{\mu m^2})(1.2 - 0 - 0.3)$
 $\approx (0.1 fF)(0.9 V) \approx 0.1 fC$



$$\Delta V_{out} = \frac{\Delta Q}{C_L} \approx \frac{V_t C_{gd}}{C_L}$$

e.g. $(0.5 V) \frac{1 fF}{10 fF}$
 $= 50 mV$

where does the charge go?


Fast clock: ϕ falls faster than τ

$\Rightarrow \frac{1}{2}$ goes to source, $\frac{1}{2}$ to drain

$$\Delta Q_{injected} = \frac{1}{2} W L C_{ox} (V_{DD} - V_L - V_t)$$

Slow clock: all channel charge bleeds off

what about C_{gd} ?



V_L $\tau_{gd} \approx V_t C_{gd}$