Results

A general theory for extracting a cycle level from a specification in discrete-event form
A definition of d-time that is independent of the simulation cycle.
A semantically-defined subset of VHDL guaranteed to have a cycle level abstraction

EuroVHDL, Sep. 96