PUBLICATIONS

ARCHIVAL JOURNALS (REFEREED)

A-01-2 L. Su, W. Buntine, A.R. Newton, B. S. Peters, "Learning as applied to stochastic optimization for standard-cell placement," **IEEE Trans. Computer Aided Design of Integrated Circuits and Systems**, April 2001, vol. 20, no. 4, pp. 516-27.

A-01-1 R.E. Bryant, K. Cheng, A.B. Kahng, K. Keutzer, W. Maly, R. Newton, L. Pileggi, J.M. Rabaey, A. Sangiovanni-Vincentelli, "Limitations and challenges of computer aided design technology for CMOS VLSI", **Proc. IEEE**, March 2001, vol. 89, no. 3, pp. 341-365.

A-00-2 K. Keutzer, A.R. Newton, J.M. Rabaey, A. Sangiovanni-Vincentelli, "System level design: Orthogonalization of concerns and platform-based design", **IEEE Trans. Computer Aided Design of Integrated Circuits and Systems**, December 2000, vol. 19, no. 12, pp. 1523-1543.

A-00-1 A. Tabbara, B. Tabbara, R. K. Brayton & A. R. Newton, "Integration of retiming with architectural floorplanning: A new design methodology for DSM," **Integration, the VLSI Journal**, March 2000, vol. 29, no. 1, pp. 25-43.

A-96-1 C. Lennard & A.R. Newton, "On estimation accuracy for guiding low-power resynthesis," **IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems**, June 1996, vol. 15, no. 6, pp. 644-664.

A-94-1 J. S. Roychowdhury, D. O. Pederson & A. R. Newton, "Algorithms for the transient simulation of lossy interconnect," **IEEE Trans. Computer-Aided Design**, January 1994, vol. 13, no. 1, pp. 96-104.

A-93-2 A. A. Malik, R.K. Brayton, A. Sangiovanni-Vincentelli and A. R. Newton, "Two-level minimization of multi-valued functions with large offsets," **IEEE Trans. Computers**, November 1993, vol. 42, no. 11, pp. 1325-1342.

A-93-1 A. Ghosh, S. Devadas and A. R. Newton, "Sequential test generation and synthesis for testability at the register-transfer and logic levels," **IEEE Trans. Computer-Aided Design**, May 1993, vol. 12, no. 5, pp. 579-598.

A-92-2 A. Ghosh, S. Devadas and A. R. Newton, "Heuristic minimization of boolean relations using testing techniques," **IEEE Trans. Computer-Aided Design**, September 1992, vol. 11, no. 9, pp. 1166-1172.

A-92-1 T. Sakurai, B. Lin and A. R. Newton, "Fast simulated diffusion: An optimization algorithm for multi-minimum problems and its application to MOSFET model parameter extraction," **IEEE Trans. Computer-Aided Design**, February 1992, vol. 11, no. 2, pp. 228-234.

A-91-10 S. Devadas and A. R. Newton, "Corrections to "Exact algorithms for output encoding, state assignment, and four-level boolean minimization"," **IEEE Trans. Computer-Aided Design**, November 1991, vol. 10, no. 11, pp. 1469.

A-91-9 A. Ghosh, S. Devadas and A. R. Newton, "Test generation and verification for highly sequential circuits," **IEEE Trans. Computer-Aided Design**, May 1991, vol. 10, no. 5, pp. 652-667.

A-91-8   A. A. Malik, et al., "Reduced offsets for minimization of binary-valued functions," **IEEE Trans. Computer-Aided Design**, April 1991, vol. 10, no. 4, pp. 413-426.

A-91-7   T. Sakurai and A. R. Newton, "A simple MOSFET model for circuit analysis," **IEEE Trans. Electron Devices**, April 1991, vol. 38, no. 4, pp. 887-894.

A-91-6   S. H. Hwang and A. R. Newton, "An efficient verifier for finite state machines," **IEEE Trans. Computer-Aided Design**, March 1991, vol. 10, no. 3, pp. 326-334.

A-91-5   P. Ashar, S. Devadas and A. R. Newton, "Irredundant interacting sequential machines via optimal logic synthesis," **IEEE Trans. Computer-Aided Design**, March 1991, vol. 10, no. 3, pp. 311-325.

A-91-4   P. Ashar, S. Devadas and A. R. Newton, "Optimum and heuristic algorithms for an approach to finite state machine decomposition," **IEEE Trans. Computer-Aided Design**, March 1991, vol. 10, no. 3, pp. 296-310.

A-91-3   T. Sakurai and A. R. Newton, "Delay analysis of series-connected MOSFET circuits," **IEEE Journal of Solid-State Circuits**, February 1991, vol. 26, no. 2, pp. 122-131.

A-91-2   X. Du, et al., "MUSE: A multilevel symbolic encoding algorithm for state assignment," **IEEE Trans. Computer-Aided Design**, January 1991, vol. 10, no. 1, pp. 28-38.

A-91-1   S. Devadas and A. R. Newton, "Exact algorithms for output encoding, state assignment, and four-level boolean minimization," **IEEE Trans. Computer-Aided Design**, January 1991, vol. 10, no. 1, pp. 13-27.

A-90-6   B. Lin and A. R. Newton, "A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions," **IEEE Trans. Computer-Aided Design**, vol. 9, no. 9, pp. 959-969, September 1990.

A-90-5   C. Sequin and A. R. Newton, "Die evolution des CAD fur das IC-design," **Siemens Zeitschrift**, 1990 vol. Herbst, no. 90, pp. 4-7.

A-90-4   T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," **IEEE Journal of Solid-State Circuits**, April 1990, vol. 25, no. 2, pp. 584-594.

A-90-3   D. S. Harrison, A.R. Newton, R.L. Spickelmier, T.J. Barnes, "Electronic CAD frameworks," **Proceedings of IEEE**, February 1990, vol. 78, no. 2, pp. 393-417.

A-90-2   H.-K. Ma, S. Devadas and A. R. Newton, "Redundancies and don't cares in sequential logic synthesis," **JETTA**, February 1990, vol. 1, no. 1, pp. 15-30.

A-90-1   S. Devadas, H. K. T. Ma, A. R. Newton and A. Sangiovanni-Vincentelli, "Irredundant sequential machines via optimal logic synthesis," **IEEE Trans. Computer-Aided Design**, January 1990, vol. 9, no. 1, pp. 8-18.

A-89-7   R. Saleh and A. R. Newton, "The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation," **IEEE Trans. Computer-Aided Design**, December 1989, vol. 8, no. 12, pp. 1286-1298.

A-89-6   S. Devadas and A. R. Newton, "Decomposition and factorization of sequential finite state machines," **IEEE Trans. Computer-Aided Design**, November 1989, vol. 8, no. 11, pp. 1206-1217.

A-89-5   S. Devadas, et al., "A synthesis and optimization procedure for fully and easily testable sequential machines," **IEEE Trans. Computer-Aided Design**, October 1989, vol. 8, no. 10, pp. 1100-1107.

A-89-4   S. Devadas and A. R. Newton, "Algorithms for hardware allocation data path synthesis," **IEEE Trans. on Computer-Aided Design**, July 1989, vol. 8, no. 7, pp. 768-781.

A-89-3   S. Devadas, et al., "Boolean decomposition in multi-level logic optimization," **IEEE Jrnl of Solid-State Circuits**, April 1989, vol. 24, no. 2, pp. 399-408.

A-89-2   H. DeMan, et al., "A D&T roundtable mixed-mode simulation," **Des. and Test of Computers**, February 1989, vol. no. pp. 67-75.

A-89-1   Y.-H. Kim, S. H. Hwang and A. R. Newton, "Electrical logic simulation and its applications," **IEEE Trans. Computer-Aided Design**, January 1989, vol. 8, no. 1, pp. 8-22.

A-88-3   S. Devadas, H. Ma, A.R. Newton, A. Sangiovanni-Vincentelli, "MUSTANG: State assignment of finite-state machines targeting multilevel logic implementations," **IEEE Trans. Computer-Aided Design**, December 1988, vol. 7, no. 12, pp. 1290-1300.

A-88-2   H.-K. Ma, S. Devadas, A.R. Newton, A. Sangiovanni-Vincentelli, "Test generation for sequential circuits," **IEEE Trans. Computer-Aided Design**, October 1988, vol. 7, no. 10, pp. 1081-1093.

A-88-1   H.-K. Ma, S. Devadas and A. R. Newton, "On the verification of sequential machines at differing levels of abstraction," **IEEE Trans. Computer-Aided Design**, June 1988, vol. 7, no. 6, pp. 713-722.

A-87-2   S. Devadas and A. R. Newton, "Topological optimization of multiple-level array logic," **IEEE Trans. Computer-Aided Design**, November 1978, vol. 6, no. 6, pp. 915-941.

A-87-1   A. Sangiovanni-Vincentelli and A. R. Newton, "CAD tools for ASIC design," **Proc. IEEE**, June 1987, vol. 75, no. 6, pp. 765-776.

A-86-1   A. R. Newton and A. Sangiovanni-Vincentelli, "Computer-aided design for VLSI circuits," **IEEE Computer**, April 1986, vol. 19, no. 4, pp. 38-60.

A-84-1   A. Sangiovanni-Vincentelli and A. R. Newton, "Relaxation-based electrical simulation," **IEEE Trans. Computer-Aided Design**, October 1984, vol. CAD-3, no. 4, pp. 308-330.

A-83-1   G. DeMicheli, A. Sangiovanni-Vincentelli and A. R. Newton, "Symmetric displacement algorithms for the timing analysis of large scale circuits," **IEEE Trans. Computer-Aided Design**, July 1983, vol. 2, no. 3, pp. 167-180.

A-82-1   G. Hachtel, A. Sangiovanni-Vincentelli, A. R. Newton and C. H. Sequin, "An algorithm for optimal PLA folding," **IEEE Trans. Computer-Aided Design**, April 1982, vol. 1, no. 2, pp. 63-77.

A-81-2   A. R. Newton, "Computer-Aided design for VLSI Circuits," **Proc. of the IEEE**, October 1981, vol. 69, no. 10, pp. 1189-1199.

A-81-1   D. O. Pederson, A. Sangiovanni-Vincentelli and A. R. Newton, "Design aids for VLSI: the Berkeley perspective," **IEEE Trans. on Circuits and Systems**, July 1981, vol. 28, no. 7, pp. 666-680.

A-79-1   A. R. Newton, "Techniques for the simulation of large-scale integrated circuits," **IEEE Trans. on Circuits and Systems**, September 1979, vol. 26, no. 9, pp. 741-749.

A-77-1   S. P. Fan, et al., "MOTIS-C: A new circuit simulator for MOS LSI circuits," **Proc. IEEE Int. Symposium on Circuits and Systems**, Phoenix, AZ, April 1977, pp. 700-703.

CONFERENCES (REFEREED, ARCHIVAL)

C-04-3   Zile Wei, Yu Cao, & A. Richard Newton**,** "Digital Image Restoration by Exposure-Splitting and Registration," **17th International Conference on Pattern Recognition,** Cambridge, UK, August 2004 (to appear)

C-04-2   Heloise Hse, A. Richard Newton, "Sketched Symbol Recognition using Zernike Moments," **17th International Conference on Pattern Recognition,** Cambridge, UK, August 2004 (to appear)

C-04-1   Heloise Hse, Michael Shilman, & A. Richard Newton. "Robust Sketched Symbol Fragmentation using Templates." **International Conference on Intelligent User Interfaces**, Madeira, Portugal. Jan. 2004. pp. 156-160.

C-02-1   Kurt Keutzer, Sharad Malik, & A. Richard Newton, "From ASIC to ASIP: The Next Design Discontinuity," **Proc. Int. Conf. Computer Design: VLSI in Computers and Processors**, Freiburg, Germany, September 2002, pp. 84-90

C-00-2   N. Ghazal, R. Newton, J. Rabaey, "Predicting performance potential of modern DSP's", **Proc. ACM/IEEE 37th Design Automation Conf.,** Los Angeles, CA, June 2000, pp. 332-335.

C-00-1   N. Ghazal, R. Newton, J. Rabaey, "Retargetable estimation scheme for DSP architecture selection", **Proc. IEEE 7th Asia and South Pacific Design Automation Conf.,** Yokohama, Japan, January 2000, pp. 485-489.

C-99-3   K. Keutzer & A. R. Newton, "The MARCO/DARPA Gigascale Silicon Research Center," **Proc. 1999 IEEE Int. Conf. Computer Design: VLSI in Computers and Processors**, Austin, TX, October 1999, pp. 14-19.

C-99-2   A.Tabbara, R.K. Brayton, A.R. Newton, "Retiming for DSM with area-delay trade-offs and delay constraints," **Proc. ACM/IEEE 36th Design Automation Conference,** New Orleans, LA, June 1999, pp. 725-730.

C-99-1   W. Buntine & A.R. Newton, "Adaptive approaches to clustering for discrete optimization", Workshop Statistical Machine Learning for Large-Scale Optimization, **16th International Joint Conference on Artificial Intelligence**, July 1999.

C-98-3   L. Su, W. Buntine, A.R. Newton, B.S. Peters, "Learning as applied to stochastic optimization for standard cell placement", **Proc. Int. Conf. Computer Design: VLSI in Computers and Processors**, Austin, TX, October 1998, pp. 622-627.

C-98-2   J.S. Young, J. MacDonald, A.R. Newton, M. Shilman, A. Tabbara, P. Hilfinger, A. R, Newton, "Design and specification of embedded systems in java using successive, formal refinement", **Proc. ACM/IEEE 35th Design Automation Conf.,** San Francisco, CA, 1998, pp. 70-75.

C-98-1   F.L. Chan, M.D. Spiller, and A. R. Newton, "WELD – An environment for web-based electronic design**," Proc. ACM/IEEE 35th ACM Design Automation Conference**, San Francisco, CA, June 1998 pp. 146-51.

C-97-4   W. Buntine, L. Su, A. R. Newton, & A. Mayer, "Adaptive methods for netlist partitioning", **IEEE/ACM Int. Conf. Computer Aided Design: Digest of Technical Papers**, San Jose, CA, November 1997, pp. 356-363.

C-97-3   M.D. Spiller, A.R. Newton, "EDA and the network", **1997 IEEE/ACM Int. Conf. Computer Aided Design**, San Jose, CA, November 1997, pp. 470-6.

C-97-2   P. Buch, A. Narayan, A.R. Newton & A. Sangiovanni-Vincentelli, "Logic synthesis for large pass transistor circuits", **1997 IEEE/ACM Int. Conf. Computer Aided Design**, San Jose, CA, November 1997, pp. 663-70.

C-97-1   P. Buch, C. K. Lennard, A. R. Newton, "Engineering change for power optimization using global sensitivity and synthesis flexibility," **Proc. of the 1997 Int. Symposium on Low Power Electronics & Design,** Monterey, CA, August 1997, pp. 88-91.

C-96-3   W.C. Barker, A.R. Newton, "The maximal VHDL subset with a cycle-level abstraction", **Proc. '96; European Design Automation Conference with EURO-VHDL '96 and Exhibition**, Geneva, Switzerland, September 1996, pp. 470-5.

C-96-2   C. K. Lennard, P. Buch, A. R. Newton, "Logic synthesis using power-sensitive don't care sets," **Proc. of the Int. Symposium on Low Power Electronics & Design,** Monterey, CA, August 1996, pp. 293-296.

C-95-2   C. K. Lennard, A. R. Newton, "An estimation technique to guide low power resynthesis algorithms," **Proc. of the Int. Symposium on Low Power Design**, New York, NY, April 1995, pp. 227-232.

C-95-1   A. N. Soloviov, A. R. Newton, K. S. Mostov, "Conceptual design of complex electronic systems as a directive process in an environment of uncertainty and imprecision," **Proc. of the Int. Workshop on Rough Sets and Soft Computing**, November 1995, pp. 546-553.

C-94-1   E. Siepmann, A. R. Newton, "TOBAC: A test case browser for testing object-oriented software," **In: SIGSOFT Software Engineering Notes. (1994 Int. Symposium on Software Testing and Analysis (ISSTA),** Seattle, WA, August 1994, pp. 154-68.

C-92-3   M. Pabst, T. Villa and A. R. Newton, "Experiments on the synthesis and testability of non-scan finite state machines," **Proc. IEEE European Design Automation**, Hamburg, Germany, September 1992, pp. 537-542.

C-92-2   J. Roychowdhury, D. O. Pederson and A. R. Newton, "An exact analytic technique for simulating uniform RC lines," **Proc. IEEE European Design Automation**, Hamburg, Germany, September 1992, pp. 416-420.

C-92-1   J. Roychowdhury, D. O. Pederson and A. R. Newton, "Simulating lossy interconnect with high frequency nonidealities in linear time," **Proc. ACM/IEEE 29th Design Automation Conference**, Anaheim, CA, June 1992, pp. 75-80.

C-91-6 B. Lin and A. R. Newton, "Implicit manipulation of equivalence classes using binary decision diagrams," **Proc. IEEE International Conference on Computer Design**, Cambridge, MA, October 14-16, 1991, pp. 81-85

C-91-5 C. Kring and A. R. Newton, "A cell-replicating approach to minicut-based circuit partitioning," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1991, pp. 2-5.

C-91-4 J. Roychowdhury, D. O. Pederson and A. R. Newton, "An impulse-response based linear time-complexity algorithm for lossy interconnect simulation," **Proc. IEEE Int'l Conf. on Computer-Aided Design**, Santa Clara, CA, November 1991, pp. 62-65.

C-91-3 A. R. Newton, "VLSI-Based system design challenges in the Early 1990s," **Proc. Springer-Verlag: Berlin International Symposium on Applied Computer Science and Software**, Munich, Germany, October 1991, pp. 148-158.

C-91-2 A. R. Newton, "Has CAD for VLSI reached a dead end?," **Proc. VLSI 91 IFIP TC10/WG 10.5 International Conference**, Edinburgh, UK, August 1991, pp. 187-192.

C-91-1 T. Sakurai, M. Ichida and A. R. Newton, "Fast simulated diffusion: An optimization algorithm for multi-minimum problems and its application to MOSFET model parameter extraction," **Proc. IEEE Custom Integrated Circuits**, San Diego, CA, May 1991, pp. 8.8.1-8.8.4.

C-90-14 B. Lin, H. Touati and A. R. Newton, "Don't care minimization of multi-level sequential logic networks," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1990, pp. 414-417.

C-90-13 P. Ashar, et al., "Implicit state transition graphs: Applications to sequential logic synthesis and test," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1990, pp. 84-87.

C-90-12 A. Ghosh, S. Devadas and A. R. Newton, "Heuristic minimization of boolean relations using testing techniques," **Proc. IEEE Int. Conf. Computer Design:VLSI in Computers & Processors**, Cambridge, MA, September 1990, pp. 277-281.

C-90-11 P. Ashar, S. Devadas and A. R. Newton, "Testability driven synthesis of interacting finite state machines," **Proc. IEEE Int. Conf. Computer Design:VLSI in Computers & Processors**, Cambridge, MA, September 1990, pp. 273-276.

C-90-10 A. Casotto, A. Sangiovanni-Vincentelli and A. R. Newton, "Design management based on design traces," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 136-141.

C-90-9 A. Ghosh, S. Devadas and A. R. Newton, "Verification of interacting sequential circuits," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 213-219.

C-90-8 A. Malik, R. Brayton and A. Sangiovanni-Vincentelli, "Reduced offsets for two-level multi-valued logic minimization," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 290-296.

C-90-7 A. Ghosh, S. Devadas and A. R. Newton, "Sequential test generation at the register-transfer and logic levels," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 580-586.

C-90-6 P. Ashar, S. Devadas and A. R. Newton, "A unified approach to decomposition and re-decomposition of sequential machines," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 601-606.

C-90-5 G. Whitcomb and A. R. Newton, "Abstract data types and high level synthesis," **Proc. ACM/IEEE 27th Design Automation Conf.**, Orlando, FL, June 1990, pp. 680-685.

C-90-4 B. Lin, G. Whitcomb and A. R. Newton, "Symbolic don't cares and equivalence in high-level synthesis," **Proc. IFIP TC 10/WG 10.5 Int. Working Conf. on Logic and Architectural Synthesis**, Paris, FRANCE, May 1990, pp. 19-27.

C-90-3 P. Ashar, S. Devadas and A. R. Newton, "Multiple fault testable sequential circuits," **Proc. IEEE Int. Symposium on Circuits and Systems**, New Orleans, Louisiana, May 1990, pp. 3118-3121.

C-90-2 S. Devadas, et al., "Irredundant sequential machines via optimal logic synthesis," **Proc. 23rd Annual Hawaii Int'l Conf. on Systems Science**, Hawaii, January 1990, pp. 417-426.

C-90-1 S. Devadas and A. R. Newton, "Exact algorithms for output encoding, state assignment and four-level boolean minimization," **Proc. 23rd Annual Hawaii Int'l Conf. on Systems Science**, Hawaii, January 1990, pp. 387-396.

C-89-6 M. Beardslee, et al., "SLIP: A software environment for system level interactive partitioning," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1989, pp. 280-283.

C-89-5 P. Ashar, S. Devadas and A. R. Newton, "Optimum heuristic algorithms for finite state machine decomposition and partitioning," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1989, pp. 216-219.

C-89-4 A. Ghosh, S. Devadas and A. R. Newton, "Test Generation for highly sequential circuits," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1989, pp. 362-365.

C-89-3 B. Lin and A. R. Newton, "Synthesis of multiple level logic from symbolic high-level description languages," **Proc. VLSI IFIP Conference**, Munich, FRG, August 1989, pp. 187-196.

C-89-2 S. Devadas, et al., "The relationship between logic synthesis and test," **Proc. VLSI IFIP Conference**, Munich, FRG, August 1989, pp. 175-186.

C-89-1 M. Silva, et al., "Protection and versioning for OCT," **Proc. ACM/IEEE 26th Design Automation Conf.**, Las Vegas, NV, June 1989, pp. 264-269.

C-88-5 S. Devadas, et al., "Boolean decomposition in multi-level logic optimization," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1988, pp. 290-293.

C-88-4 S. Devadas and A. R. Newton, "Decomposition and factorization of sequential finite state machines," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1988, pp. 148-151.

C-88-3 A. Malik, et al., "A modified approach to two level logic minimization," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1988, pp. 106-109.

C-88-2 R. Spickelmier and A. R. Newton, "CRITIC: A knowledged-based program for critiquing circuit designs," **Proc. IEEE Int. Conf. Computer Design**, Rye Brook, NY, October 1988, pp. 324-327.

C-88-1   S. Devadas, et al., "Boolean decomposition of programmable logic arrays," **Proc. IEEE Custom Integrated Circuit Conference**, Rochester, N.Y., May 1988, pp. 2.5.1-2.5.5.

C-87-10   S. H. Hwang and A. R. Newton, "An efficient design correctness checker of finite state machines," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1987, pp. 410-413.

C-87-9   S. Devadas, et al., "MUSTANG: State assignment of finite state machines for optimal multi-level logic implementations," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1987, pp. 16-19.

C-87-8   S. Devadas, et al., "Test generation for sequential finite state machines," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1987, pp. 288-291.

C-87-7   S. Devadas and A. R. Newton, "Algorithms for hardware allocation data path synthesis," **Proc. IEEE Int. Conf. Computer Design**, Rye, NY, October 1987, pp. 526-531.

C-87-6   J. Burns and A. R. Newton, "Efficient constraint generation for hierarchical compaction," **Proc. IEEE Int. Conf. Computer Design**, Rye, NY, October 1987, pp. 197-200.

C-87-5   S. Devadas, H.-K. Ma and A. R. Newton, "On the verification of sequential machines at differing levels of abstraction," **Proc. ACM/IEEE 24th Design Automation Conf.**, Miami Beach, FL, June 1987, pp. 271-276.

C-87-4   B. Lin and A. R. Newton, "Kahlua: A hierarchical circuit dissembler," **Proc. ACM/IEEE 24th Design Automation Conf.**, Miami Beach, FL, June 1987, pp. 311-317.

C-87-3   S. Devadas and A. R. Newton, "Data path synthesis from behavioral descriptions:An algorithmic approach," **Proc. IEEE Int. Symposium on Circuits and Systems**, Philadelphia, PA, May 1987, pp. 398-401.

C-87-2   R. Saleh and A. R. Newton, "An event-driven relaxation-based multirate integration scheme for circuit simulation," **Proc. IEEE Int. Symposium on Circuits and Systems**, Philadelphia, PA, May 1987, pp. 600-603.

C-87-1   G. Jacobs, A. R. Newton and D. O. Pederson, "Parallel linear-equation solution in direct-method circuit simulators," **Proc. IEEE Int. Symposium on Circuits and Systems**, Philadelphia, PA, May 1987, pp. 1056-1059.

C-86-8   C. Sequin, A. R. Newton and A. Sangiovanni-Vincentelli, "Highlights of VLSI research at Berkeley," **Proc. FJCC**, Dallas, TX, November 1986, pp. 894-898.

C-86-7   D. Harrison, et al., "Data management and graphic editing in the Berkeley design environment," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1986, pp. 24-27.

C-86-6   S. Devadas and A. R. Newton, "Topological optimization of multiple level array logic: On uni and multi-processors," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1986, pp. 915-941.

C-86-5   G. K. Jacobs, A. R. Newton and D. O. Pederson, "An empirical analysis of the performance of a multiprocessor-based circuit simulator," **Proc. ACM/IEEE 23rd Design Automation Conf.**, Las Vegas, NV, June 1986, pp. 588-593.

C-86-4   S. Devadas and A. R. Newton, "GENIE: A generalized array optimizer for VLSI synthesis," **Proc. ACM/IEEE 23rd Design Automation Conf.**, Las Vegas, NV, June 1986, pp. 631-637.

C-86-3   S. H. Hwang, Y. H. Kim and A. R. Newton, "An accurate delay modelling technique for switch-level timing verification," **Proc. ACM/IEEE 23rd Design Automation Conf.**, Las Vegas, NV, June 1986, pp. 227-233.

C-86-2   J. Burns and A. R. Newton, "SPARCS: A new constraint-based IC symbolic layout spacer," **Proc. IEEE 1986Custom Integrated Circuit Conference**, Rochester, NY, May 12-15, 1986, pp. 534-539.

C-86-1   G. K. Jacobs, A. R. Newton and D. O. Pederson, "Direct method circuit simulation using multiprocessors," **Proc. IEEE 1986 Int. Symposium on Circuits and Systems**, San Jose, CA, May 5-7, 1986, pp. 170-173.

C-85-6   J. White, et al., "Accelerating relaxation algorithm for circuit simulation using waveform iterative step-size refinement and parallel techniques," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 18-21, 1985, pp. 5-7.

C-85-5   R. L. Spickelmier and A. R. Newton, "Connectivity verification using a rule-based approach," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 18-21, 1985, pp. 190-192.

C-85-4   A. R. Newton, "Techniques for logic synthesis," **Proc. IFIP VLSI Conference**, Tokyo, Japan, August 1985, pp. 27-42.

C-85-3   C. Lob, R. Spickelmier and A. R. Newton, "Circuit verification using rule-base expert systems," **Proc. IEEE Int. Symposium on Circuits and Systems**, Kyoto, Japan, June 1985, pp. 881-884.

C-85-2   M. Hofmann and A. R. Newton, "A domino CMOS logic synthesis system," **Proc. IEEE Int. Symposium on Circuits and Systems**, Kyoto, Japan, June 1985, pp. 411-414.

C-85-1   C. Lob and A. R. Newton, "RUBICC: A rule-based expert system for VLSI integrated circuit critique," **Proc. IEEE Custom Integrated Circuits Conference**, Portland, Oregon, May 1985, pp. 379-383.

C-84-3   G. Mah and A. R. Newton, "Panda: A PLA generator for multiply-folded PLAs," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1984, pp. 122-124.

C-84-2   Y.-H. Kim, et al., "Electrical-logic simulation," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., November 1984, pp. 7-9.

C-84-1   J. T. Deutsch and A. R. Newton, "A Multi-processor implementation of relaxation-based electrical simulation," **Proc. ACM/IEEE 21st Design Automation Conf.**, Albuquerque, NM, June 25-27, 1984, pp. 350-357.

C-83-4   J. T. Deutsch and A. R. Newton, "Dataflow-based behavioral level simulation and synthesis," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., September 1983, pp. 63-64.

C-83-3   A. R. Newton and R. Spickelmier, "WOMBAT: A new netlist comparison program," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., September 1983, pp. 170-171.

C-83-2   J. Burns, A. R. Newton and D. O. Pederson, "Active device table look-up models for circuit simulation," **Proc. IEEE Int. Symposium on Circuits and Systems**, Newport Beach, CA, May 1983, pp. 250-253.

C-83-1   J. E. Kleckner, A. R. Newton and R. Saleh, "Iterated timing analysis in SPLICE1," **Proc. IEEE Int. Conf. Computer-Aided Design**, Santa Clara, CA., September 1983, pp. 139-140.

C-82-7   J. E. Kleckner, A. R. Newton and R. Saleh, "Electrical consistency in schematic simulation," **Proc. IEEE Int. Conf. Computer Design**, New York, NY, October 1982, pp. 30-33.

C-82-6   A. R. Newton, "A survey of computer aids for VLSI layout," **Proc. Symposium on VLSI Technology**, Oiso, Japan, September 1982, pp. 72-75.

C-82-5   K. Keller and A. R. Newton, "A symbolic design system for integrated circuits," **Proc. ACM/IEEE 19th Design Automation Conf.**, Las Vegas, NV, June 1982, pp. 460-466.

C-82-4   G. Hachtel, A. R. Newton and A. Sangiovanni-Vincentelli, "Techniques for Programmable Logic Array folding," **Proc. ACM/IEEE 19th Design Automation Conf.**, Las Vegas, NV, June 1982, pp. 147-155.

C-82-3   A. R. Newton, "An integrated design system for VLSI circuits," **Proc. VLSI Design Conference**, Adelaide, Australia, May 1982, pp. 10-13.

C-82-2   R. Brayton, et al., "A comparison of logic minimization strategies using ESPRESSO:An APL program package for partitioned logic minimization," **Proc. IEEE Int. Symposium on Circuits and Systems**, Rome, Italy, May 1982, pp. 42-48.

C-82-1   S. Ellis, K. Keller and A. R. Newton, "A symbolic layout design system," **Proc. IEEE Int. Symposium on Circuits and Systems**, Rome, Italy, May 1982, pp. 670-676.

C-80-3   A. R. Newton, "A blue collar language for CAD," **Proc. IEEE COMPCON**, San Francisco, CA, 1980, pp. 81-82.

C-80-2   G. Hachtel, A. R. Newton and A. Sangiovanni-Vincentelli, "Some results on optimal PLA folding," **Proc. IEEE** Port Chester, NY, October 1980, pp. 1023-1027.

C-80-1   G. DeMicheli, A. R. Newton and A. Sangiovanni-Vincentelli, "New algorithms for timing analysis of large circuits," **Proc. IEEE Int. Symposium on Circuits and Systems**, Houston, TX, April 1980, pp. 439-443.

C-79-3   A. R. Newton, "The analysis of floating capacitors for timing simulation," **Proc. 13th Asilomar Conference on Circuits, Systems and Computers**, Pacific Grove, CA, November 1979, pp. 433-436.

C-79-2   J. D. Crawford, A. R. Newton, D. O. Pederson and G. R. Boyle "A unified hardware description language for CAD programs," **Proc. Int. Symp. on Computer Hardware Description languages**, October 1979, pp. 151-154.

C-79-1   H. DeMan and A. R. Newton, "Hybrid simulation," **Proc. IEEE Int. Symposium on Circuits and Systems**, Tokyo, Japan, July 1979, pp. 249-252.

C-78-2   M.-Y. Hsueh, A. R. Newton and D. O. Pederson, "The development of macromodels for MOS timing simulators," **Proc. IEEE Int. Symposium on Circuits and Systems**, New York, NY, May 1978, pp. 345-349.

C-78-1   A. R. Newton, "A simulation program with large-scale integrated circuit emphasis," **Proc. IEEE Int. Symposium on Circuits and Systems**, New York, NY, May 1978, pp. 1-4.

C-77-2   A. R. Newton and D. O. Pederson, "Analysis time, accuracy and memory requirement tradoffs in SPICE2," **Proc. 11th Annual Conference on Circ. Sys. and Computers**, Pacific Grove, CA, November 1977, pp. 6-9.

C-76-1   A. R. Newton and G. L. Taylor, "BIASL.25 - An MOS circuit simulation program for a programmable calculator," **Proc. 10th Annual Conference on Circuit, Systems and Computers**, Asilomar, CA, November 1976, pp. 280-283.

BOOKS AND BOOK SECTIONS

B-94-1   R. Saleh, S-J. Jou and A. R. Newton, **Mixed-Mode Simulation and Analog Multilevel Simulation**, Boston, MA: Kluwer Academic Publishers, 1994.

B-92-3   P. Ashar, S. Devadas and A. R. Newton, **Sequential logic synthesis**, Boston, MA: Kluwer Academic Publishers, 1992.

B-92-2   A. Ghosh, S. Devadas and A. R. Newton, **Sequential logic testing and verification**, Dordrecht, Netherlands: Kluwer Academic Publishers, 1992.

B-92-1   T. J. Barnes, et al., "Electronic CAD frameworks," Boston, MA: **Kluwer Academic Publishers**, 1992.

B-91-2   P. Ashar, S. Devadas and A. R. Newton, "Recent progress in sequential logic synthesis," **in Progress in computer-aided VLSI design series**, Ed., Ablex Publishing, 1991, pp.

B-91-1   B. Lin, A. R. Newton and G. Whitcomb, "Symbolic don't cares and equivalence in high-level synthesis," **in Logic and Architectural Synthesis**, Ed., 1991, pp.

B-90-2   B. Lin and A. R. Newton, "Synthesis of multiple level logic from symbolic high-level description languages," **in Very Large Scale Integration**, Ed., 1990, pp.

B-90-1   A. R. Newton and R. Saleh, "Mixed-mode simulation," Boston, MA: **Kluwer Academic**, 1990.

B-87-2   A. R. Newton (editor), "Logic synthesis for integrated circuit design," **IEEE Press**, 1987.

B-87-1   A. R. Newton, "Symbolic layout and procedural design," **in Design Systems for VLSI Circuits**, G. DeMicheli, et al. Ed., Dordrecht, The Netherlands: Martinus Nijhoff, 1987, pp. 65-112

B-85-1   G. DeMicheli, et al., "A design system for PLA-Based digital circuits," **in Advances in computer-aided engineering**, A. Sangiovanni-Vincentelli Ed., Greenwich: JAI Press, 1985, pp.

B-82-1   C. Sequin and A. R. Newton, "Description of STIF 1.0," **in Design Methodologies for VLSI**, Ed., Noordhoff, 1982, pp. 147-171.

B-81-1   A. R. Newton, "Timing, logic and mixed-mode simulation for large MOS integrated circuits," **in NATO advanced study institute on computer-aided design for VLSI circuits**, Ed., Sijhoff and Noordhoff, 1981, pp. 175-239.

MEMORANDA

M-03-2   Heloise Hse & A. Richard Newton, "Sketched Symbol Recognition using Zernike Moments." **Technical Memorandum UCB/ERL M03/49, Electronics Research Lab**, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, Dec. 2003.

M-03-1   Heloise Hse & A. Richard Newton, "Graphic Symbol Recognition Toolkit (HHreco), User's Manual." **Technical Memorandum UCB/ERL M03/50, Electronics Research Lab,** Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, Dec. 2003.

M-00-1   L. Su, W. Buntine, A.R. Newton, B. S. Peters, "Improvement of Stochastic Optimization through Learning for Complex Problems", May 2000, **ERL Memorandum**

M-99-1   Philip Chong, Mukul R. Prasad and Kurt Keutzer, "Why is ATPG easy? " UC Berkeley, Electronics Research Laboratory, **Memorandum No. UCB/ERL M99/9,** February 1999.

M-96-3   P. Buch, C.K. Lennard & A.R. Newton, "Engineering Change for Power Optimization Using Global Sensitivity and Synthesis Flexibility", Berkeley: Electronics Research Laboratory, **Memorandum no. UCB/ERL M96/59**, 1996.

M-96-2   S. Szollar and A. R. Newton, "Study of Simulator Sickness and the VOR with Respect to VR," **E.R.L. Memorandum, No. M96/25**, U.C. Berkeley, May 23, 1996.

M-96-1   C.K. Lennard, P. Buch, A.R. Newton, "Logic Synthesis Using Power-Sensitive Don't Care Sets", **ERL Memorandum no. UCB/ERL M96/8**, 1996.

M-94-1   B. Peters, W. R. Bush and A. R. Newton, "Microsoft Windows NT and the Competition for Desktop Computing," **E.R.L. Memorandum, No. M94/3**, U.C. Berkeley, January 31, 1994.

M-92-1   G. S. Whitcomb and A. R. Newton, "Data-flow/Event Graphs," **E.R.L. Memorandum, No. M92/24**, U.C. Berkeley, March 4, 1992.

M-91-1   A. R. Newton, "Will the design technology industry ever grow up?", **in EE Times Speakout**, June 19 1991.

M-90-6   S. Devadas, H.-K. Ma and A. R. Newton, "On the verification of sequential machines at differing levels of abstraction," **in Formal verification of hardware design**, M. Yoeli Ed., 1990, pp. 282-287.

M-90-5   A. A. Malik, et al., "Two-level minimization of multi-valued functions with large offsets," **Research Report No. 16112**, IBM, Yorktown Heights, NY, Sept. 13, 1990.

M-90-4   P. Ashar, S. Devadas and A. R. Newton, "Multiple fault testable sequential circuits," **VLSI Memo No. 90-590**, Mass. Inst. of Technology, Boston, MA, June 1990.

M-90-3   S. Devadas, A. Ghosh and A. R. Newton, "Sequential test generation at the register-transfer and logic levels," **VLSI Memo No. 90-597**, Mass. Inst. of Technology, Boston, MA, June 1990.

M-90-2   S. Devadas, A. Ghosh and A. R. Newton, "Verification of interacting sequential circuits," **VLSI Memo No. 90-598**, Mass. Inst. of Technology, Boston, MA, June 1990.

M-90-1   P. Ashar, S. Devadas and A. R. Newton, "A unified approach to the decomposition and re-decomposition of sequential machines," **VLSI Memo No. 90-599**, Mass. Inst. of Technology, Boston, MA, June 1990.

M-89-4   P. Ashar, S. Devadas and A. R. Newton, "Optimum and heuristic algorithms for finite state machines decompostition and partitioning," **VLSI Memo No. 89-558**, Mass. Inst. of Technology, Boston, MA, September 1989.

M-89-3   S. Devadas and A. R. Newton, "Exact algorithms for output encoding, state assignment and four-level Boolean minimization," **VLSI Memo No. 89-569**, Mass. Inst. of Technology, Boston, MA, October 1989.

M-89-2   S. Devadas, et al., "Irredundant sequential machines via optimal logic synthesis," **VLSI Memo No. 89-571**, Mass. Inst. of Technology, Boston, MA, October 1989.

M-89-1   S. Devadas and A. R. Newton, "Exact algorithms for output encoding, state assignment and four-level Boolean minimization," **Memorandum No. UCB/ERL M89/8**, 1989.

M-88-3   S. Devadas, et al., "Irredundant sequential machines via optimal logic synthesis," **Memorandum No. UCB/ERL M88/52**, August 5, 1988.

M-88-2   S. Devadas and A. R. Newton, "Easily testable PLA-based finite state machines," **Memorandum No. UCB/ERL M88/47**, July 19, 1988.

M-88-1   S. Devadas, et al., "A synthesis and optimization procedure for fully testable sequential machines," **Memorandum No. UCB/ERL M88/14**, February 12, 1988.

M-87-1   H.-K. Ma, A. R. Newton and A. Sangiovanni-Vincentelli, "Test generation for sequential finite state machines," **Research Report No. M87/36**, UCB/ERL, May 29 1987.

M-86-4   A. R. Newton, A. Sangiovanni-Vincentelli, "Computer-aided Design for VLSI Circuits," **Memorandum No. UCB/ERL M86/16,** February 26, 1986

M-86-3   S. Devadas and A. R. Newton, "Algorithms for pipeline scheduling and synthesis," **Memorandum No. UCB/ERL M86/91**, December 9, 1986.

M-86-2   S. Devadas and A. R. Newton, "Algorithms for hardware allocation in data path synthesis," **Memorandum No. UCB/ERL M86/92**, December 9, 1986.

M-86-1   S. Devadas, H.-K. Ma and A. R. Newton, "On the verification of sequential machines at differing levels of abstraction," **Memorandum No. UCB/ERL M86/93**, December 9, 1986.

M-78-1   A. R. Newton, "The simulation of large-scale integrated circuits," **Memorandum No. UCB/ERL M78/52**, July 1978.

OTHER PUBLICATIONS

O-03-1 Heloise Hse & A. Richard Newton, "Practical and Adaptive Multi-stroke Symbol Recognition." Presented at **2003 IBM User Interface Technologies Symposium**, IBM T. J. Watson Research Center, Yorktown Heights, NY, Sep. 2003.

O-02-1 A.R. Newton, "Intellectual Property Creation, Protection and Dissemination in University-Industry-Government Research Collaboration," in **Proc. Australian Academy of Technological Sciences and Innovation**, Sydney, Australia, November 2002

O-00-1 David August, Kurt Keutzer, Sharad Malik & Richard Newton, "Programmable ASIC's to Reduce Costs," **EE Times**, November 2000.

O-99-2 A. Tabbara, R.K. Brayton, A.R. Newton, "Retiming for DSM with a Area-Delay Trade-offs and Delay Constraints", **Int. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems**, Monterey, CA March, 1999.

O-99-1 J.S. Young, J. MacDonald, M. Shilman, A. Tabbara, P. Hilfinger, A.R. Newton, "The JavaTime Approach to Mixed Hardware-Software System Design," **NATO/ASI Course on System Design**, Book Chapter, Italy, January 1999.

0-98-1 A.R. Newton, "A Proposal for Collaborative Research in the Design and Test of Silicon-Based Systems", **Unpublished Article**, May 1998.

O-97-3 P. Buch, C. K. Lennard, A. R. Newton, "Rewiring for Power Optimization," **Proc. Int'l Workshop on Logic Synthesis,** May 1997.

O-97-2 P. Buch, A. Narayan, A. R. Newton, A. Sangiovanni-Vincentelli, "On Synthesizing Pass Transistor Networks," **Proc. Int'l workshop on Logic Synthesis,** May 1997.

O-97-1 P. Buch, C. Lennard, A.R. Newton, "Engineering Change for Power Optimization", Proc." **International Workshop on Logic Synthesis**, February 1997.

O-96-2 A.R. Newton, "Design Reuse Will Thrive," **Electronic Engineering Times**, **the Next 25 Years**, Special Issue #934, pp. 62&74, December 30, 1996.

O-96-1 P. Buch, C. K. Lennard, A. R. Newton, "Guided Logic Synthesis for Low Power Design," **SRC Techcon,** April 1996.

O-91-6 A. R. Newton, "Design technology requirements for multi-chip modules," **Wescon Conference Record**, San Francisco, CA, November 19-21, 1991, pp. 534-538.

O-91-5 A. R. Newton, "Design technology challenges in the 1990s," **Proc. Dept. of Defense Design Technology STAR**, Washington, D.C., October 1991.

O-91-4 B. Lin and A. R. Newton, "Exact redundant state registers removal based on binary decision diagrams," **VLSI '91, IFIP TC10/WG 10.5 International Conference, Edinburgh, UK**, August 20-22, 1991.

O-91-2 A.R. Newton, "Can the EDA (Electronic Design Automation) Industry Ever Grow Up?", **Electronic Engineering Times**, no. 646, pp. 31, June 17, 1991.

O-91-1 B. Lin and A. R. Newton, "Efficient symbolic manipulation of equivalence relations and classes," **Proc. MCNC Int'l Workshop on Logic Synthesis**, Raleigh Durham, NC, May 1991, pp.

O-90-2   G. Whitcomb and A. R. Newton, "High-level design representation and synthesis in BLIS," **Proc. SRC 2nd TECHCON**, San Jose, CA, October 1990, pp. 51-54.

O-90-1   A. R. Newton and B. O'Krafka, "An empirical evaluation of two memory-efficient directory methods," **Proc. Int'l Symposium on Computer Architecture**, Seattle, WA, May 1990, pp. 138-147.

O-83-1   A. R. Newton, "Design work stations," **Proc. 9th European Solid-State Circuits Conference**, Lausanne, Switzerland, September 1983 (invited), pp. 147-154.

O-82-1   K. Keller and A. R. Newton, "KIC2: A low-cost, interactive editor for integrated circuit design," **Proc. IEEE Compcon 82**, San Francisco, CA, February 1982, pp. 305-306.

O-77-2   Hsueh, A. R. Newton and D. O. Pederson, "New approaches to modeling and electrical simulation of LSI logic circuits," **Proc. Jounees d'Electronique**, Lausanne, Switzerland, October 1977, pp. 403-413.

O-77-1   A. R. Newton and D. O. Pederson, "The status of integrated circuit simulators," **Proc. Midwest Symposium on Circuits and Systems**, Lubbock, TX, 1977, pp. 357-363.