DARPA Projects Design Verification
DARPA Projects Design Verification
• Verification of Interacting Sequential Circuits
Abhijit Ghosh (ARN)
• Efficient Synthesis-directed Discrete Simulation
Tom Laidig (ARN)
Previous slide
Next slide
Back to the first slide
View Graphic Version