Simplified Model of Design

Mask

Physical layout of IC or board

EDIF well-suited to this description

“Binary”

“Assembly Language”

“High-Level Language”

“Specification”

Previous slide

Next slide

Back to first slide

View graphic version