Fundamental Approach
Good IP design makes:
- chip development time, performance predictable
- chip integration effort linear in number of blocks
Poor IP design makes:
- chip development time, performance unpredictable
- chip integration effort exponential in number of blocks