Delay degradation in DSM
With scaling processes, interconnect delay becomes a decreasing portion of stage delay, even with noise
0.08
0.10
0.12
0.14
0.16
0.18
0.20
0.22
0.24
0.26
0
10
20
30
40
50
60
70
80
90
100
110
120
130
0
10
20
30
40
50
60
70
80
90
100
110
120
130
2-input NAND, FO = 2, W/L = 20, 50K gate block
0.25
0.18
0.13
0.1
Delay (ps)
Process Generation (
m
m)
Gate delay
Stage delay (w/o noise)
Stage delay (w/ noise)
Previous slide
Next slide
Back to first slide
View graphic version