Hantro Viterbi IP
VHDL RTL source code
Testbench
Example testbench wrapper for post-route simulation
Vectors for testbench
Simulation script
Synthesis script
Expected results for testbench
Previous slide
Next slide
Back to first slide
View graphic version