CP (Description)
Tensilica's Xtensa configurable uP
core is a 32-bit RISC, 16 general purpose registers and DSP-like features
C program, single-threaded
speeds: 100-250MHz.
Previous slide
Next slide
Back to first slide
View graphic version