ARM+ASIC (Description)

• implementations:

  • pure RISC processor (StrongARM)
  • DCT to configurable ASIC
  • pure ASIC (literature)
  • DSP (literature)

Previous slide

Next slide

Back to first slide

View graphic version