Strong ARM (Description)

• SA-1100, 32-bit, 5-stage pipelined RISC.

• 0.35um, 3 metal layers, at 220MHz, 2.5M transistors, 60mm^2 die, 550mW at max freq.

• JPEG: compiled C code, single-threaded.

Previous slide

Next slide

Back to first slide

View graphic version