FPGA Implementation

Implementation Process

Algorithm / Architecture

Generate coefficients with C program

VHDL description

Design optimization to reduce gate counts

Synthesis with XACT V5.2.1 Xilinx tools

Simulation with Viewsim

Area/Timing

Optimization

CLB counts

Critical path delay

Previous slide

Next slide

Back to first slide

View graphic version