Architecture of RS Codec

Encoder

Decoder

• Bit-parallel architecture

• 16-stage 8-bit register

• 16 GF(28) adders

• 16 GF(28) constant multipliers

• 4 separate stages

• 7 general GF(28) multipliers

• 2 GF(28) inverters

• 1 delay RAM

Previous slide

Next slide

Back to first slide

View graphic version