System Design

Synthesis

Verification

Architecture

Function

Mapping

HW

SW

From Alberto Sangiovanni-Vincentelli

Previous slide

Next slide

Back to first slide

View graphic version