Design for Reuse
General Solution
- parameterized for various applications
Meets quality goals in multiple technologies
Designed to simulate with common commercial simulators (Verilog and VHDL)
Fully Verified
- reuse requires higher confidence levels - 99%
- complete test bench for system integration