System-on-a-Chip Integration Flow

Functional

Timing

Power

Physical

Manufacturing

Software

System

Physical

Floorplan

System

Hardware/Software

Partitioning

System Design Planning

System Abstraction

System Verification

Test

Noise

Reliability

Models

Power Models

Timing Models

Bus Functional Models

Source: Bill Lattin, Synopsys

Previous slide

Next slide

Back to first slide

View graphic version