Latency-Insensitive Communication Protocol
Long channels are segmented by inserting simple memory stages (Relay Stations)
Channel latencies are considered arbitrary
Requirement on IP cores :
Micro Shells :
- controls stalling mechanism
Macro Shells :
- synchronize data and interface with channels
Source: Prof. Alberto Sangiovanni