Refinement-based Protocol Design Methodology

Refinement

CFSM model

Simulation

Formal Verification

Hardware (VHDL)

Formal

System

Spec

Input language

Formal

Software (C)

Source: Prof. Alberto Sangiovanni

Previous slide

Next slide

Back to first slide

View graphic version