Half Adder Implementation

A

B

S

Cout

(a) Any gates

(b) Two-input NANDS

Previous slide

Next slide

Back to first slide

View graphic version