Synthesis Procedure for Fully-TestableNon-Scan Finite-State Machine (Devadas, et.al. 1988)

??Partition NSL into single-cone circuits

??Single stuck-fault ???correct & incorrect next-state differ by exactly one bit.

??Perform state assignment such that all states differing in one bit assert different outputs ???one-step propagation

Previous slide

Next slide

Back to first slide

View graphic version