Testability and Logic Synthesis

??Important Issue:

Generating tests for circuits with redundancies is very difficult.

?? Must use algorithms which decrease the number of redundancies or eliminate them completely during synthesis.

Previous slide

Next slide

Back to first slide

View graphic version