

# CS252

## Graduate Computer Architecture

### Lecture 7

**Scoreboard, Tomasulo,  
Register Renaming  
February 8<sup>th</sup>, 2012**

John Kubitowicz  
Electrical Engineering and Computer Sciences  
University of California, Berkeley

<http://www.eecs.berkeley.edu/~kubitron/cs252>

### Recall: Software Pipelining Example

Before: Unrolled 3 times

```

1 LD F0,0(R1)
2 ADDD F4,F0,F2
3 SD 0(R1),F4
4 LD F6,-8(R1)
5 ADDD F8,F6,F2
6 SD -8(R1),F8
7 LD F10,-16(R1)
8 ADDD F12,F10,F2
9 SD -16(R1),F12
10 SUBI R1,R1,#24
11 BNEZ R1,LOOP


```

After: Software Pipelined

```

1 SD 0(R1),F4 ; Stores M[i]
2 ADDD F4,F0,F2 ; Adds to M[i-1]
3 LD F0,-16(R1); Loads M[i-2]
4 SUBI R1,R1,#8
5 BNEZ R1,LOOP

```



- Symbolic Loop Unrolling**

- Maximize result-use distance
- Less code space than unrolling
- Fill & drain pipe only once per loop  
vs. once per each unrolled iteration in loop unrolling

**5 cycles per iteration**

### Recall: Revised FP Loop Minimizing Stalls

```

1 Loop: LD F0,0(R1)
2 stall
3 ADDD F4,F0,F2
4 SUBI R1,R1,8
5 BNEZ R1,Loop ;delayed branch
6 SD 8(R1),F4 ;altered when move past SUBI

```


Swap BNEZ and SD by changing address of SD

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1

6 clocks: Unroll loop 4 times code to make faster?

### Trace Scheduling in VLIW

- Problem:** need large blocks of instructions w/o branches
  - Only way to be able to find groups of unrelated instructions
  - Dynamic branch prediction not an option
- Parallelism across IF branches vs. LOOP branches**
- Two steps:**
  - Trace Selection**
    - » Find likely sequence of basic blocks (**trace**) of (statically predicted or profile predicted) long sequence of straight-line code
  - Trace Compaction**
    - » Squeeze trace into few VLIW instructions
    - » Need bookkeeping code in case prediction is wrong
- This is a form of compiler-generated speculation**
  - Compiler must generate “fixup” code to handle cases in which trace is not the taken branch
  - Needs extra registers: undoes bad guess by discarding
- Subtle compiler bugs mean wrong answer vs. poorer performance; no hardware interlocks**



## When Safe to Unroll Loop?

- Example: Where are data dependencies?  
(A,B,C distinct & nonoverlapping)

```
for (i=0; i<100; i=i+1) {  
    A[i+1] = A[i] + C[i]; /* S1 */  
    B[i+1] = B[i] + A[i+1]; /* S2 */  
}
```

- S2 uses the value, A[i+1], computed by S1 in the same iteration.
- S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] which is read in iteration i+1. The same is true of S2 for B[i] and B[i+1].

This is a “loop-carried dependence”: between iterations

- For our prior example, each iteration was distinct
  - In this case, iterations can't be executed in parallel, Right????

2/08/2012

cs252-S12, Lecture07

5

## Does a loop-carried dependence mean there is no parallelism???

- Consider:

```
for (i=0; i< 8; i=i+1) {  
    A = A + C[i]; /* S1 */  
}
```

⇒ Could compute:

“Cycle 1”: temp0 = C[0] + C[1];

temp1 = C[2] + C[3];

temp2 = C[4] + C[5];

temp3 = C[6] + C[7];

“Cycle 2”: temp4 = temp0 + temp1;

temp5 = temp2 + temp3;

“Cycle 3”: A = temp4 + temp5;

- Relies on associative nature of “+”.

2/08/2012

cs252-S12, Lecture07

6

## Can we use HW to get CPI closer to 1?

- Why in HW at run time?

- Works when can't know real dependence at compile time
- Compiler simpler
- Code for one machine runs well on another

- Key idea: Allow instructions behind stall to proceed

```
DIVD F0,F2,F4  
ADDD F10,F0,F8  
SUBD F12,F8,F14
```

- Out-of-order execution => out-of-order completion.

2/08/2012

cs252-S12, Lecture07

7

## Problems?

- How do we prevent WAR and WAW hazards?

- How do we deal with variable latency?

- Forwarding for RAW hazards harder.

Instruction	Clock Cycle Number																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD F6,34(R2)	IF	ID	EX	MEM	WB												
LD F2,45(R3)		IF	ID	EX	MEM	WB											RAW
MULTD F0,F2,F4			IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD F8,F6,F2				IF	ID	A1	A2	MEM	WB								
DIVD F10,F0,F6					IF	ID	stall	D1	D2								
ADDD F6,F8,F2						IF	ID	A1	A2	MEM	WB						WAR

- How to get precise exceptions?

2/08/2012

cs252-S12, Lecture07

8

## Scoreboard: a bookkeeping technique


- Out-of-order execution divides ID stage:
  1. Issue—decode instructions, check for structural hazards
  2. Read operands—wait until no data hazards, then read operands
- Scoreboards date to CDC6600 in 1963
  - Readings for Monday include one on CDC6600
- Instructions execute whenever not dependent on previous instructions and no hazards.
- CDC 6600: In order issue, out-of-order execution, out-of-order commit (or completion)
  - No forwarding!
  - Imprecise interrupt/exception model for now

2/08/2012

cs252-S12, Lecture07

9

## Scoreboard Architecture (CDC 6600)



2/08/2012

cs252-S12, Lecture07

10

## Scoreboard Implications

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR:
  - Stall writeback until registers have been read
  - Read registers only during Read Operands stage
- Solution for WAW:
  - Detect hazard and stall issue of new instruction until other instruction completes
- No register renaming
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies between instructions that have already issued
- Scoreboard replaces ID, EX, WB with 4 stages

2/08/2012

cs252-S12, Lecture07

11

## Four Stages of Scoreboard Control

- Issue—decode instructions & check for structural hazards (ID1)
  - Instructions issued in program order (for hazard checking)
  - Don't issue if **structural hazard**
  - Don't issue if instruction is **output dependent** on any previously issued but uncompleted instruction (no WAW hazards)
- Read operands—wait until no data hazards, then read operands (ID2)
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
  - **No forwarding of data** in this model!

2/08/2012

cs252-S12, Lecture07

12

## Four Stages of Scoreboard Control

- **Execution**—operate on operands (EX)

- The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

- **Write result**—finish execution (WB)

- Stall until no WAR hazards with previous instructions:

Example:

DIVD	F0, F2, F4
ADDD	F10, F0, <b>F8</b>
SUBD	<b>F8</b> , F8, F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

2/08/2012

cs252-S12, Lecture07

13

## Three Parts of the Scoreboard

- **Instruction status:**

Which of 4 steps the instruction is in

- **Functional unit status:**—Indicates the state of the functional unit (FU). 9 fields for each functional unit

**Busy:** Indicates whether the unit is busy or not  
**Op:** Operation to perform in the unit (e.g., + or -)  
**Fi:** Destination register  
**Fj,Fk:** Source-register numbers  
**Qj,Qk:** Functional units producing source registers Fj, Fk  
**Rj,Rk:** Flags indicating when Fj, Fk are ready

- **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

2/08/2012

cs252-S12, Lecture07

14

## Scoreboard Example

Instruction	j	k	Read			Exec	Write		
			Issue	Oper	Comp	Result	FU	Fj?	Fk?
LD	F6	34+	R2						
LD	F2	45+	R3						
MULTD	F0	F2	F4						
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

Time	Name	Functional unit status:							
		dest	S1	S2	FU	FU	Fj?	Fk?	
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU									

2/08/2012

cs252-S12, Lecture07

15

## Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result(`S1'); Qk← Result(`S2'); Rj← not Qj; Rk← not Qk; Result(`D')← FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	$\forall f((Fj(f)\neq Fi(FU) \text{ or } Rj(f)=\text{No}) \text{ & } (Fk(f)\neq Fi(FU) \text{ or } Rk(f)=\text{No}))$	$\forall f(\text{if } Qj(f)=\text{FU} \text{ then } Rj(f)\leftarrow \text{Yes}); \forall f(\text{if } Qk(f)=\text{FU} \text{ then } Rk(f)\leftarrow \text{Yes}); \text{Result}(Fi(FU))\leftarrow 0; \text{Busy}(FU)\leftarrow \text{No}$

2/08/2012

cs252-S12, Lecture07

16

## Scoreboard Example: Cycle 1

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1					
LD	F2	45+	R3						
MULTD	F0	F2	F4						
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

### Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	FU	FU	Fj?	Fk?
Integer	Yes	Load	F6			R2				Yes
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1				F6	F8	F10	F12	...	F30

FU Integer

2/08/2012

cs252-S12, Lecture07

17

## Scoreboard Example: Cycle 2

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1					
LD	F2	45+	R3		2				
MULTD	F0	F2	F4						
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

### Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	dest	S1	S2	FU	Fj?	Fk?
Integer	Yes	Load	F6			R2						Yes
Mult1	No											
Mult2	No											
Add	No											
Divide	No											

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2				F6	F8	F10	F12	...	F30

FU Integer

2/08/2012

cs252-S12, Lecture07

18

## Scoreboard Example: Cycle 3

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3			
LD	F2	45+	R3						
MULTD	F0	F2	F4						
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

### Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	dest	S1	S2	FU	Fj?	Fk?
Integer	Yes	Load	F6			R2						No
Mult1	No											
Mult2	No											
Add	No											
Divide	No											

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3				F6	F8	F10	F12	...	F30

FU Integer

• Issue MULT?

2/08/2012

cs252-S12, Lecture07

19

## Scoreboard Example: Cycle 4

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3			
LD	F2	45+	R3			4			
MULTD	F0	F2	F4						
SUBD	F8	F6	F2						
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

### Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	dest	S1	S2	FU	Fj?	Fk?
Integer	No											
Mult1	No											
Mult2	No											
Add	No											
Divide	No											

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4				F6	F8	F10	F12	...	F30

FU Integer

2/08/2012

cs252-S12, Lecture07

20

## Scoreboard Example: Cycle 5

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5		
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		Yes	Load	F2		R3				Yes
Mult1		No								
Mult2		No								
Add		No								
Divide		No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU								Integer

2/08/2012

cs252-S12, Lecture07

21

## Scoreboard Example: Cycle 6

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5		
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		Yes	Load	F2		R3				Yes
Mult1		Yes	Mult	F0	F2	F4	Integer			
Mult2		No								
Add		No								
Divide		No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU								Mult1 Integer

2/08/2012

cs252-S12, Lecture07

22

## Scoreboard Example: Cycle 7

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		Yes	Load	F2		R3				No
Mult1		Yes	Mult	F0	F2	F4	Integer			Yes
Mult2		No								
Add		Yes	Sub	F8	F6	F2			Yes	No
Divide		No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU								Mult1 Integer

• Read multiply operands?

2/08/2012

cs252-S12, Lecture07

23

## Scoreboard Example: Cycle 8a (First half of clock cycle)

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3	5	6	7
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status:

Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		Yes	Load	F2		R3				No
Mult1		Yes	Mult	F0	F2	F4	Integer			Yes
Mult2		No								
Add		Yes	Sub	F8	F6	F2			Yes	No
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU								Add Divide

2/08/2012

cs252-S12, Lecture07

24

## Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1 2 3 4	
LD	F2	45+	R3	5 6 7 8	
MULTD	F0	F2	F4	6	
SUBD	F8	F6	F2	7	
DIVD	F10	F0	F6	8	
ADDD	F6	F8	F2		

Functional unit status:	Time	Name	dest		SI	S2	FU	FU	Fj?	Fk?	
			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No									
Mult1	Yes	Mult	F0	F2	F4				Yes	Yes	
Mult2		No									
Add	Yes	Sub	F8	F6	F2				Yes	Yes	
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1		Add	Divide				

2/08/2012

cs252-S12, Lecture07

25

## Scoreboard Example: Cycle 9

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1 2 3 4	
LD	F2	45+	R3	5 6 7 8	
MULTD	F0	F2	F4	6	
SUBD	F8	F6	F2	7	
DIVD	F10	F0	F6	8	
ADDD	F6	F8	F2		

Functional unit status:	Time	Name	dest		SI	S2	FU	FU	Fj?	Fk?	
			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No									
Mult1	Yes	Mult	F0	F2	F4				Yes	Yes	
Mult2		No									
Add	Yes	Sub	F8	F6	F2				Yes	Yes	
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1		Add	Divide				

• Read operands for MULT & SUB? Issue ADDD?

2/08/2012 cs252-S12, Lecture07 26

## Scoreboard Example: Cycle 10

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1 2 3 4	
LD	F2	45+	R3	5 6 7 8	
MULTD	F0	F2	F4	6	
SUBD	F8	F6	F2	7	
DIVD	F10	F0	F6	8	
ADDD	F6	F8	F2		

Functional unit status:	Time	Name	dest		SI	S2	FU	FU	Fj?	Fk?	
			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No									
9 Mult1	Yes	Mult	F0	F2	F4				No	No	
Mult2		No									
1 Add	Yes	Sub	F8	F6	F2				No	No	
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1		Add	Divide				

2/08/2012

cs252-S12, Lecture07

27

## Scoreboard Example: Cycle 11

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1 2 3 4	
LD	F2	45+	R3	5 6 7 8	
MULTD	F0	F2	F4	6	
SUBD	F8	F6	F2	7	11
DIVD	F10	F0	F6	8	
ADDD	F6	F8	F2		

Functional unit status:	Time	Name	dest		SI	S2	FU	FU	Fj?	Fk?	
			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer		No									
8 Mult1	Yes	Mult	F0	F2	F4				No	No	
Mult2		No									
0 Add	Yes	Sub	F8	F6	F2				No	No	
Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1		Add	Divide				

2/08/2012 cs252-S12, Lecture07 28

## Scoreboard Example: Cycle 12

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADD	F6	F8	F2			

### Functional unit status:

Time	Name	Busy	dest		S1	S2	FU	FU	Fj?	Fk?
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
7	Mult1	No								
	Mult2	Yes	Mult	F0	F2	F4			No	No
	Add	No								
	Divide	No								
		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1				Divide			

• Read operands for DIVD?

2/08/2012

cs252-S12, Lecture07

29

## Scoreboard Example: Cycle 13

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADD	F6	F8	F2			

### Functional unit status:

Time	Name	Busy	dest		S1	S2	FU	FU	Fj?	Fk?
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
6	Mult1	No								
	Mult2	Yes	Mult	F0	F2	F4			No	No
	Add	No								
	Divide	Yes	Add	F6	F8	F2			Yes	Yes
		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1		Add		Divide			

2/08/2012

cs252-S12, Lecture07

30

## Scoreboard Example: Cycle 14

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADD	F6	F8	F2	13	14	

### Functional unit status:

Time	Name	Busy	dest		S1	S2	FU	FU	Fj?	Fk?
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
5	Mult1	No								
	Mult2	Yes	Mult	F0	F2	F4			No	No
	Add	No								
	Divide	Yes	Add	F6	F8	F2			Yes	Yes
		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1		Add		Divide			

2/08/2012

cs252-S12, Lecture07

31

## Scoreboard Example: Cycle 15

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULTD	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADD	F6	F8	F2	13	14	

### Functional unit status:

Time	Name	Busy	dest		S1	S2	FU	FU	Fj?	Fk?
			Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
4	Mult1	No								
	Mult2	Yes	Mult	F0	F2	F4			No	No
	Add	No								
	Divide	Yes	Add	F6	F8	F2			No	Yes
		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1		Add		Divide			

2/08/2012

cs252-S12, Lecture07

32

## Scoreboard Example: Cycle 16

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9				
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8					
ADDD	F6	F8	F2	13	14	16			

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
3	Integer	No								
Mult1		Yes	Mult	F0	F2	F4			No	No
Mult2		No								
0	Add	Yes	Add	F6	F8	F2			No	No
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	Mult1		Add		Divide			

2/08/2012

cs252-S12, Lecture07

33

## Scoreboard Example: Cycle 18

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9				
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8					
ADDD	F6	F8	F2	13	14	16			

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
1	Integer	No								
Mult1		Yes	Mult	F0	F2	F4			No	No
Mult2		No								
Add		Yes	Add	F6	F8	F2			No	No
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	Mult1		Add		Divide			

2/08/2012

cs252-S12, Lecture07

35

## Scoreboard Example: Cycle 17

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9				
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8					
ADDD	F6	F8	F2	13	14	16			

WAR Hazard!

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
2	Integer	No								
Mult1		Yes	Mult	F0	F2	F4			No	No
Mult2		No								
Add		Yes	Add	F6	F8	F2			No	No
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	Mult1		Add		Divide			

• Why not write result of ADD???

2/08/2012 cs252-S12, Lecture07

34

## Scoreboard Example: Cycle 19

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Op	Comp	Result
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9	19			
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8					
ADDD	F6	F8	F2	13	14	16			

### Functional unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
0	Integer	No								
Mult1		Yes	Mult	F0	F2	F4			No	No
Mult2		No								
Add		Yes	Add	F6	F8	F2			No	No
Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
19	FU	Mult1		Add		Divide			

2/08/2012 cs252-S12, Lecture07

36

## Scoreboard Example: Cycle 20

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	S1	S2	FU	FU	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
20	FU			Add		Divide			

2/08/2012

cs252-S12, Lecture07

37

## Scoreboard Example: Cycle 21

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	S1	S2	FU	FU	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
21	FU			Add		Divide			

• WAR Hazard is now gone...

2/08/2012 cs252-S12, Lecture07

38

## Scoreboard Example: Cycle 22

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:			dest	S1	S2	FU	FU	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
39	Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
22	FU					Divide			

2/08/2012

cs252-S12, Lecture07

39

Faster than light computation  
(skip a couple of cycles)

2/08/2012

cs252-S12, Lecture07

40

## Scoreboard Example: Cycle 61

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:		dest	S1	S2	FU	FU	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
61									Divide

2/08/2012

cs252-S12, Lecture07

41

## Scoreboard Example: Cycle 62

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:		dest	S1	S2	FU	FU	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62									

2/08/2012

cs252-S12, Lecture07

42

## Review: Scoreboard Example: Cycle 62

Instruction	j	k	Read Exec Write				
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:		dest	S1	S2	FU	FU	Fj?	Fk?		
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62									

• In-order issue; out-of-order execute & commit

2/08/2012

cs252-S12, Lecture07

43

## CDC 6600 Scoreboard

- Speedup 1.7 from compiler; 2.5 by hand  
BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small window)
  - Small number of functional units (structural hazards), especially integer/load store units
  - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards

2/08/2012

cs252-S12, Lecture07

44

## CS 252 Administrivia

- Interesting Resource: <http://bitsavers.org>
  - Has digital versions of users manuals for old machines
  - Quite interesting!
  - I'll link in some of them to your reading pages when it is appropriate
  - Very limited bandwidth: use mirrors such as: <http://bitsavers.vt100.net>
- Midterm I: March 21<sup>st</sup>
  - Will try to do a 5:00-8:00 slot. Would this work for people?
  - No class that day
  - Pizza afterwards...

2/08/2012

cs252-S12, Lecture07

45

## Another Dynamic Algorithm: Tomasulo Algorithm


- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
  - IBM has memory-register ops
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

2/08/2012

cs252-S12, Lecture07

46

## Tomasulo Organization



2/08/2012

cs252-S12, Lecture07

47

## Tomasulo Algorithm vs. Scoreboard

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
  - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming ;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

2/08/2012

cs252-S12, Lecture07

48

## Reservation Station Components

**Op:** Operation to perform in the unit (e.g., + or -)

**V<sub>j</sub>, V<sub>k</sub>:** Value of Source operands

- Store buffers has V field, result to be stored

**Q<sub>j</sub>, Q<sub>k</sub>:** Reservation stations producing source registers (value to be written)

- Note: No ready flags as in Scoreboard; Q<sub>j</sub>, Q<sub>k</sub>=0 => ready
- Store buffers only have Q<sub>i</sub> for RS producing result

**Busy:** Indicates reservation station or FU is busy

**Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

2/08/2012

cs252-S12, Lecture07

49

## Three Stages of Tomasulo Algorithm

**1. Issue**—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

**2. Execution**—operate on operands (EX)

When both operands ready then execute;  
if not ready, watch Common Data Bus for result

**3. Write result**—finish execution (WB)

Write on Common Data Bus to all awaiting units;  
mark reservation station available

- Normal data bus: data + destination (“go to” bus)
- Common data bus: data + source (“come from” bus)
  - 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast

2/08/2012

cs252-S12, Lecture07

50

## Tomasulo Example

**Instruction status:**

Instruction	j	k	Exec Write		
			Issue	Comp	Result
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Busy	Address
No	
No	
No	

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
0	FU								

2/08/2012

cs252-S12, Lecture07

51

## Tomasulo Example Cycle 1

**Instruction status:**

Instruction	j	k	Exec Write		
			Issue	Comp	Result
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Busy	Address
Yes	34+R2
No	
No	

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				V <sub>j</sub>	V <sub>k</sub>	Q <sub>j</sub>	Q <sub>k</sub>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1	FU								

2/08/2012

cs252-S12, Lecture07

52

## Tomasulo Example Cycle 2

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1		Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADD	F6	F8	F2				

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	Load2		Load1					

Note: Unlike 6600, can have multiple loads outstanding

2/08/2012

cs252-S12, Lecture07

53

## Tomasulo Example Cycle 4

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4		
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADD	F6	F8	F2				

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	Yes	SUBD	M(A1)		Load2	
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(A1)	Add1			

• Load2 completing; what is waiting for Load2?

2/08/2012

cs252-S12, Lecture07

55

## Tomasulo Example Cycle 3

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADD	F6	F8	F2				

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

2/08/2012

cs252-S12, Lecture07

54

## Tomasulo Example Cycle 5

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	
LD	F2	45+	R3	2	4	5	
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADD	F6	F8	F2				

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

2/08/2012

cs252-S12, Lecture07

56

## Tomasulo Example Cycle 6

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1 No
LD	F2	45+	R3	2	4	5	Load2 No
MULTD	F0	F2	F4	3			Load3 No
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Issue ADDD here vs. scoreboard?

2/08/2012

cs252-S12, Lecture07

57

## Tomasulo Example Cycle 7

### Instruction status:

Instruction	j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3
LD	F2	45+	R3	2	4
MULTD	F0	F2	F4	3	
SUBD	F8	F6	F2	4	7
DIVD	F10	F0	F6	5	
ADDD	F6	F8	F2	6	

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Add1 completing; what is waiting for it?

2/08/2012

cs252-S12, Lecture07

58

## Tomasulo Example Cycle 8

### Instruction status:

Instruction	j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1 No
LD	F2	45+	R3	2	4	5	Load2 No
MULTD	F0	F2	F4	3			Load3 No
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

2/08/2012

cs252-S12, Lecture07

59

## Tomasulo Example Cycle 9

### Instruction status:

Instruction	j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3
LD	F2	45+	R3	2	4
MULTD	F0	F2	F4	3	
SUBD	F8	F6	F2	4	7
DIVD	F10	F0	F6	5	
ADDD	F6	F8	F2	6	

### Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

2/08/2012

cs252-S12, Lecture07

60

## Tomasulo Example Cycle 10

### Instruction status:

			j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2		1	3	4	Load1	No
LD	F2	45+	R3		2	4	5	Load2	No
MULTD	F0	F2	F4		3			Load3	No
SUBD	F8	F6	F2		4	7	8		
DIVD	F10	F0	F6		5				
ADDD	F6	F8	F2		6	10	11		

### Reservation Stations:

Time	Name	Busy	S1		RS		S2		RS	
			Op	Vj	Vk	Qj	Op	Vj	Vk	Qj
	Add1	No								
0	Add2	Yes	ADDD	(M-M)	M(A2)					
	Add3	No								
5	Mult1	Yes	MULTD	M(A2)	R(F4)					
	Mult2	Yes	DIVD		M(A1)	Mult1				

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

- Add2 completing; what is waiting for it?

2/08/2012

cs252-S12, Lecture07

61

## Tomasulo Example Cycle 11

### Instruction status:

			j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2		1	3	4	Load1	No
LD	F2	45+	R3		2	4	5	Load2	No
MULTD	F0	F2	F4		3			Load3	No
SUBD	F8	F6	F2		4	7	8		
DIVD	F10	F0	F6		5				
ADDD	F6	F8	F2		6	10	11		

### Reservation Stations:

Time	Name	Busy	S1		RS		S2		RS	
			Op	Vj	Vk	Qj	Op	Vj	Vk	Qj
	Add1	No								
0	Add2	No								
	Add3	No								
4	Mult1	Yes	MULTD	M(A2)	R(F4)					
	Mult2	Yes	DIVD		M(A1)	Mult1				

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)			(M-M+N)(M-M)	Mult2		

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

2/08/2012

cs252-S12, Lecture07

62

## Tomasulo Example Cycle 12

### Instruction status:

			j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2		1	3	4	Load1	No
LD	F2	45+	R3		2	4	5	Load2	No
MULTD	F0	F2	F4		3			Load3	No
SUBD	F8	F6	F2		4	7	8		
DIVD	F10	F0	F6		5				
ADDD	F6	F8	F2		6	10	11		

### Reservation Stations:

Time	Name	Busy	S1		RS		S2		RS	
			Op	Vj	Vk	Qj	Op	Vj	Vk	Qj
	Add1	No								
0	Add2	No								
	Add3	No								
3	Mult1	Yes	MULTD	M(A2)	R(F4)					
	Mult2	Yes	DIVD		M(A1)	Mult1				

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)			(M-M+N)(M-M)	Mult2		

2/08/2012

cs252-S12, Lecture07

63

## Tomasulo Example Cycle 13

### Instruction status:

			j	k	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2		1	3	4	Load1	No
LD	F2	45+	R3		2	4	5	Load2	No
MULTD	F0	F2	F4		3			Load3	No
SUBD	F8	F6	F2		4	7	8		
DIVD	F10	F0	F6		5				
ADDD	F6	F8	F2		6	10	11		

### Reservation Stations:

Time	Name	Busy	S1		RS		S2		RS	
			Op	Vj	Vk	Qj	Op	Vj	Vk	Qj
	Add1	No								
0	Add2	No								
	Add3	No								
2	Mult1	Yes	MULTD	M(A2)	R(F4)					
	Mult2	Yes	DIVD		M(A1)	Mult1				

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1	M(A2)			(M-M+N)(M-M)	Mult2		

2/08/2012

cs252-S12, Lecture07

64

## Tomasulo Example Cycle 14

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	14	FU	Mult1	M(A2)	(M-M+N)	(M-M)	Mult2			

2/08/2012

cs252-S12, Lecture07

65

## Tomasulo Example Cycle 15

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	15	FU	Mult1	M(A2)	(M-M+N)	(M-M)	Mult2			

2/08/2012

cs252-S12, Lecture07

67

## Tomasulo Example Cycle 15

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	15	FU	Mult1	M(A2)	(M-M+N)	(M-M)	Mult2			

2/08/2012

cs252-S12, Lecture07

66

Faster than light computation  
(skip a couple of cycles)

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
40	Mult1	Yes	DIVD	M*F4	M(A1)		

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
	16	FU	M*F4	M(A2)	(M-M+N)	(M-M)	Mult2			

2/08/2012

cs252-S12, Lecture07

67

cs252-S12, Lecture07

68

## Tomasulo Example Cycle 55

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
55	FU	M*F4	M(A2)	(M-M+N)(M-M)	Mult2					

2/08/2012

cs252-S12, Lecture07

69

## Tomasulo Example Cycle 57

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADD	F6	F8	F2	6	10	11		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)	(M-M+N)(M-M)	Result					

- Once again: In-order issue, out-of-order execution and completion.

2/08/2012

cs252-S12, Lecture07

71

## Tomasulo Example Cycle 56

### Instruction status:

Instruction	j	k	Issue	Exec	Write	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5	56	57
ADD	F6	F8	F2	6	10	11

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)	(M-M+N)(M-M)	Mult2					

- Mult2 is completing; what is waiting for it?

2/08/2012

cs252-S12, Lecture07

70

## Compare to Scoreboard Cycle 62

### Instruction status:

Instruction	j	k	Issue	Read	Exec	Write	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	5	6	7	8		
MULTD	F0	F2	F4	6	9	19	20		
SUBD	F8	F6	F2	7	9	11	12		
DIVD	F10	F0	F6	8	21	61	62		
ADD	F6	F8	F2	13	14	16	22		

Issue	Comp	Result
1	3	4
2	4	5
3	15	16
4	7	8
5	56	57
6	10	11

- Why take longer on scoreboard/6600?

- Structural Hazards
- Lack of forwarding

2/08/2012

cs252-S12, Lecture07

72

## Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)

Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/÷)	Multiple Functional Units (1 load/store, 1 +, 2 x, 1 ÷)
window size: ≤ 14 instructions	≤ 5 instructions
No issue on structural hazard	same
WAR: renaming avoids	stall completion
WAW: renaming avoids	stall issue
Broadcast results from FU	Write/read registers
Control: reservation stations	central scoreboard

2/08/2012

cs252-S12, Lecture07

73

## Recall: Unrolled Loop That Minimizes Stalls

```

1 Loop: LD      F0,0(R1)
2 LD      F6,-8(R1)
3 LD      F10,-16(R1)
4 LD      F14,-24(R1)
5 ADDD   F4,F0,F2
6 ADDD   F8,F6,F2
7 ADDD   F12,F10,F2
8 ADDD   F16,F14,F2
9 SD     0(R1),F4
10 SD    -8(R1),F8
11 SD    -16(R1),F12
12 SUBI  R1,R1,#32
13 BNEZ  R1,LOOP
14 SD     8(R1),F16 ; 8-32 = -24

```

- What assumptions made when moved code?

- OK to move store past SUBI even though changes register
- OK to move loads before stores: get right data?
- When is it safe for compiler to do such changes?

14 clock cycles, or 3.5 per iteration

## Tomasulo Loop Example

Loop:	LD	F0	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loop	

- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

2/08/2012

cs252-S12, Lecture07

75

## Loop Example

ITER	Instruction	j	k	Exec Write		Busy	Addr	Fu
				Issue	CompResult			
1	LD	F0	0	R1		Load1	No	
1	MULTD	F4	F0	F2		Load2	Green	
1	SD	F4	0	R1		Load3	No	
2	LD	F0	0	R1		Store1	No	
2	MULTD	F4	F0	F2		Store2	Green	
2	SD	F4	0	R1		Store3	No	

### Reservation Stations:

Time	Name	Busy	RS			Code:
			SI	S2	RS	
	Add1	No				LD F0 0 R1
	Add2	No				MULTD F4 F0 F2
	Add3	No				SD F4 0 R1
	Mult1	Green				SUBI R1 R1 #8
	Mult2	Green				BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80	Fu								

2/08/2012

cs252-S12, Lecture07

75

2/08/2012

cs252-S12, Lecture07

76

## Loop Example Cycle 1

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2		Load2	No	
1	SD	F4	0	R1		Load3	No	
2	LD	F0	0	R1		Store1	No	
2	MULTD	F4	F0	F2		Store2	No	
2	SD	F4	0	R1		Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:
				S1	S2	
	Add1	No	LD	F0	0	R1
	Add2	No	MULTD	F4	F0	F2
	Add3	No	SD	F4	0	R1
	Mult1	No	SUBI	R1	R1	#8
	Mult2	No	BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Fu	Load1							

2/08/2012

cs252-S12, Lecture07

77

## Loop Example Cycle 2

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1		Load3	No	
2	LD	F0	0	R1		Store1	No	
2	MULTD	F4	F0	F2		Store2	No	
2	SD	F4	0	R1		Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:	
				S1	S2		
	Add1	No	LD	F0	0	R1	
	Add2	No	MULTD	F4	F0	F2	
	Add3	No	SD	F4	0	R1	
	Mult1	Yes	Multd	SUBI	R1	R1	#8
	Mult2	No		BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1		Mult1					

2/08/2012

cs252-S12, Lecture07

78

## Loop Example Cycle 3

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1		Store1	Yes	80
2	MULTD	F4	F0	F2		Store2	No	
2	SD	F4	0	R1		Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:	
				S1	S2		
	Add1	No	LD	F0	0	R1	
	Add2	No	MULTD	F4	F0	F2	
	Add3	No	SD	F4	0	R1	
	Mult1	Yes	Multd	SUBI	R1	R1	#8
	Mult2	No		BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1		Mult1					

- Implicit renaming sets up “DataFlow” graph

2/08/2012

cs252-S12, Lecture07

79

## Loop Example Cycle 4

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1		Store1	Yes	80
2	MULTD	F4	F0	F2		Store2	No	
2	SD	F4	0	R1		Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:	
				S1	S2		
	Add1	No	LD	F0	0	R1	
	Add2	No	MULTD	F4	F0	F2	
	Add3	No	SD	F4	0	R1	
	Mult1	Yes	Multd	SUBI	R1	R1	#8
	Mult2	No		BNEZ	R1	Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1		Mult1					

- Dispatching SUBI Instruction

2/08/2012

cs252-S12, Lecture07

80

## Loop Example Cycle 5

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1		Store1	Yes	80
2	MULTD	F4	F0	F2		Store2	No	Mult1
2	SD	F4	0	R1		Store3	No	

Reservation Stations:				RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F4)	Load1	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

Register result status										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Fu	Load1		Mult1					

- And, BNEZ instruction

2/08/2012 cs252-S12, Lecture07 81

## Loop Example Cycle 6

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	Yes	72
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes	80
2	MULTD	F4	F0	F2	7	Store2	No	Mult1
2	SD	F4	0	R1		Store3	No	

Reservation Stations:				RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F4)	Load1	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

Register result status										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Fu	Load2		Mult1					

- Notice that F0 never sees Load from location 80

2/08/2012 cs252-S12, Lecture07 82

## Loop Example Cycle 7

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	Yes	72
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes	80
2	MULTD	F4	F0	F2	7	Store2	No	Mult1
2	SD	F4	0	R1		Store3	No	

Reservation Stations:				RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1	SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2	BNEZ R1 Loop

Register result status										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2		Mult2					

- Register file completely detached from computation
- First and Second iteration completely overlapped

2/08/2012 cs252-S12, Lecture07 83

## Loop Example Cycle 8

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	Yes	72
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes	80
2	MULTD	F4	F0	F2	7	Store2	Yes	72
2	SD	F4	0	R1		Store3	No	Mult2

Reservation Stations:				RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1	SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2	BNEZ R1 Loop

Register result status										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2		Mult2					

2/08/2012 cs252-S12, Lecture07 84

## Loop Example Cycle 9

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9	Load1	Yes 80	
1	MULTD	F4	F0	F2	2	Load2	Yes 72	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:
				S1	S2	
	Add1	No				LD F0 0 R1
	Add2	No				MULTD F4 F0 F2
	Add3	No				SD F4 0 R1
1	Mult1	Yes	Multd	R(F2)	Load1	SUBI R1 R1 #8
1	Mult2	Yes	Multd	R(F2)	Load2	BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?
- Note: Dispatching SUBI

2/08/2012 cs252-S12, Lecture07

85

## Loop Example Cycle 10

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2	Load2	Yes 72	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:
				S1	S2	
	Add1	No				LD F0 0 R1
	Add2	No				MULTD F4 F0 F2
	Add3	No				SD F4 0 R1
4	Mult1	Yes	Multd M[80] R(F2)			SUBI R1 R1 #8
4	Mult2	Yes	Multd M[72] R(F2)			BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

- Load2 completing: who is waiting?
- Note: Dispatching BNEZ

2/08/2012 cs252-S12, Lecture07

86

## Loop Example Cycle 11

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:
				S1	S2	
	Add1	No				LD F0 0 R1
	Add2	No				MULTD F4 F0 F2
	Add3	No				SD F4 0 R1
3	Mult1	Yes	Multd M[80] R(F2)			SUBI R1 R1 #8
4	Mult2	Yes	Multd M[72] R(F2)			BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

- Next load in sequence

2/08/2012 cs252-S12, Lecture07

87

## Loop Example Cycle 12

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	RS		Code:
				S1	S2	
	Add1	No				LD F0 0 R1
	Add2	No				MULTD F4 F0 F2
	Add3	No				SD F4 0 R1
2	Mult1	Yes	Multd M[80] R(F2)			SUBI R1 R1 #8
3	Mult2	Yes	Multd M[72] R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

- Why not issue third multiply?

2/08/2012 cs252-S12, Lecture07

88

## Loop Example Cycle 13

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS			
				Vj	Vk	Qj	Qk		
	Add1	No						LD F0 0 R1	
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
1	Mult1	Yes	Multd M[80] R(F2)					SUBI R1 R1 #8	
2	Mult2	Yes	Multd M[72] R(F2)					BNEZ R1 Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

2/08/2012

cs252-S12, Lecture07

89

## Loop Example Cycle 14

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS			
				Vj	Vk	Qj	Qk		
	Add1	No						LD F0 0 R1	
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
0	Mult1	Yes	Multd M[80] R(F2)					SUBI R1 R1 #8	
1	Mult2	Yes	Multd M[72] R(F2)					BNEZ R1 Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

• Mult1 completing. Who is waiting?

2/08/2012 cs252-S12, Lecture07 90

## Loop Example Cycle 15

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	[80]*R2
2	MULTD	F4	F0	F2	7 15	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS			
				Vj	Vk	Qj	Qk		
	Add1	No						LD F0 0 R1	
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
0	Mult1	No						SUBI R1 R1 #8	
0	Mult2	Yes	Multd M[72] R(F2)					BNEZ R1 Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

• Mult2 completing. Who is waiting?

2/08/2012

cs252-S12, Lecture07

91

## Loop Example Cycle 16

Instruction status:				Exec Write				
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes 64	
2	LD	F0	0	R1	6 10 11	Store1	Yes 80	[80]*R2
2	MULTD	F4	F0	F2	7 15 16	Store2	Yes 72	[72]*R2
2	SD	F4	0	R1	8	Store3	No	

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS			
				Vj	Vk	Qj	Qk		
	Add1	No						LD F0 0 R1	
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
0	Mult1	Yes	Multd R(F2) Load3					SUBI R1 R1 #8	
0	Mult2	No						BNEZ R1 Loop	

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3	Mult1						

2/08/2012 cs252-S12, Lecture07 92

## Loop Example Cycle 17

Instruction status:		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3	Load3	Yes	64
2	LD	F0	0	R1	6 10 11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7 15 16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	Store3	Yes	64 Mult1

### Reservation Stations:

		S1	S2	RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3		Mult1					

2/08/2012

cs252-S12, Lecture07

93

## Loop Example Cycle 18

Instruction status:		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3 18	Load3	Yes	64
2	LD	F0	0	R1	6 10 11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7 15 16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	Store3	Yes	64 Mult1

### Reservation Stations:

		S1	S2	RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3		Mult1					

2/08/2012

cs252-S12, Lecture07

94

## Loop Example Cycle 19

Instruction status:		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3 18 19	Load3	Yes	64
2	LD	F0	0	R1	6 10 11	Store1	No	
2	MULTD	F4	F0	F2	7 15 16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8 19	Store3	Yes	64 Mult1

### Reservation Stations:

		S1	S2	RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	64	Fu	Load3		Mult1					

2/08/2012

cs252-S12, Lecture07

95

## Loop Example Cycle 20

Instruction status:		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1 9 10	Load1	No	
1	MULTD	F4	F0	F2	2 14 15	Load2	No	
1	SD	F4	0	R1	3 18 19	Load3	Yes	64
2	LD	F0	0	R1	6 10 11	Store1	No	
2	MULTD	F4	F0	F2	7 15 16	Store2	No	
2	SD	F4	0	R1	8 19 20	Store3	Yes	64 Mult1

### Reservation Stations:

		S1	S2	RS			
Time	Name	Busy	Op	Vj	Qj	Qk	Code:
	Add1	No					LD F0 0 R1
	Add2	No					MULTD F4 F0 F2
	Add3	No					SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3	SUBI R1 R1 #8
	Mult2	No					BNEZ R1 Loop

### Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	64	Fu	Load3		Mult1					

2/08/2012

cs252-S12, Lecture07

96

## Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control flow operations
- Other idea: Tomasulo building dynamic “DataFlow” graph from instructions
  - Fits in with readings for Wednesday

2/08/2012

cs252-S12, Lecture07

97

## Summary

- Scoreboard: Track dependencies through reservations
  - Simple scheme for out-of-order execution
  - WAW and WAR hazards force stalls – cannot handle multiple instructions with same destination register
- Reservations stations: *renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- Dynamic hardware schemes can unroll loops dynamically in hardware
  - Form of limited dataflow
  - Register renaming is essential
- Lasting Contributions of Tomasulo Algorithm
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

2/08/2012

cs252-S12, Lecture07

98