CS252 Graduate Computer Architecture Lecture 6

Static Scheduling, Scoreboard February 6th, 2012

John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley

http://www.eecs.berkeley.edu/~kubitron/cs252

Review: Precise Interrupts/Exceptions

- An interrupt or exception is considered *precise* if there is a single instruction (or interrupt point) for which:
 - All instructions before that have committed their state
 - No following instructions (including the interrupting instruction) have modified any state.
- This means, that you can restart execution at the interrupt point and "get the right answer"
 - Implicit in our previous example of a device interrupt:
- » Interrupt point is at first lw instruction add r1,r2,r3 Int handle subi r4,r1,#4 slli r4,r4 lw lw r3,4(r4) add r2.r2.r3 sw 8(r4),r2 cs252-S12. Lecture06 2/06/2012

Can we make CPI closer to 1?

• Let's assume full pipelining:

 If we have a 4-cycle *latency*, then we need 3 instructions between a producing instruction and its use:



FP Loop: Where are the Hazards?

Loop:	LD	F0,0(R1)	;F0=vector element
	ADDD	F4,F0,F2	;add scalar from F2
	SD	0(R1),F4	;store result
	SUBI	R1,R1,8	;decrement pointer 8B (DW)
	BNEZ	R1,Loop	;branch R1!=zero
	NOP		;delayed branch slot

Instruction producing result	Instruction using result	Execution Latency in clock cycles	Use Latency in clock cycles
FP ALU op	Another FP ALU	op 4	3
FP ALU op	Store double	4	2
Load double	FP ALU op	2	1
Load double	Store double	2	0
Integer op	Integer op	1	0

Where are the stalls?

3

FP Loop Showing Stalls

1 Loop	: LD	<pre>F0,0(R1)</pre>	;F0=vecto	or element		1 Lo	oop: LD	F0,0(R1)		
2	stall					2	stall			
3	ADDD	F4,F0,F2	;add scal	lar in F2		3	ADDD	F4,F0,F 2		
4	stall					4	SUBI	R1,R1,8		
5	stall					5	BNEZ	R1,Loop	;delayed	l branch
6	SD	0(R1), <mark>F4</mark>	;store re	esult		6	SD	8(R1), <mark>F4</mark>	;altered	l when move past SUB
7	SUBI	R1,R1,8	;decremen	nt pointer 8B	(DW)					
8	BNEZ	R1,Loop	;branch I	R1!=zero		Swar	BNEZ d	and SD b	v chanai	na address of SD
9 Ins produ FP FP Loa	stall truction cing resu ALU op ALU op d double cks: R	Inst ult using Another Store FP A Cewrite co	;delayed ruction result FP ALU op double ALU op de to mir	branch slot Use Latency in clock cycles 3 2 1 1 imize stalls?		pro L 6 clocks:	Instruction oducing resu FP ALU op FP ALU op .oad double Unroll loo	Ins It usin Another Stor FP 0 4 times c	truction g result FP ALU op e double ALU op ode to mal	Use Latency in clock cycles 3 2 1 ke faster?
2012	_	cs25	2-S12, Lecture0	96	5	2/06/2012		cs25	2-S12, Lecture0	6

Unroll Loop Four Times (straightforward way)

1 Loop	: LD	F0.0(R1)	_1 cycle stall
2	ADDD	F4,F0,F2	2 cycles stall
3	SD	0(R1),F4	drop SUBI & BNEZ
4	LD	F6, <mark>-8</mark> (R1)	
5	ADDD	F8,F6,F2	
6	SD	-8(R1),F8	;drop SUBI & BNEZ
7	LD	F10,-16(R1)	
8	ADDD	F12,F10,F2	
9	SD	-16(R1),F12	;drop SUBI & BNEZ
10	LD	F14,-24(R1)	
11	ADDD	F16,F14,F2	
12	SD	-24(R1),F16	
13	SUBI	R1,R1,#32	;alter to 4*8
14	BNEZ	R1,LOOP	
15	NOP		

15 + 4 × (1+2) = 27 clock cycles, or 6.8 per iteration Assumes R1 is multiple of 4 2/06/2012 cs252-S12, Lecture06

Unrolled Loop That Minimizes Stalls

Revised FP Loop Minimizing Stalls

1		E0 0(D1)	
тгоор	: 10	F0,0(R1)	 What assumptions
2	LD	F6,-8(R1)	
3	LD	F10,-16(R1)	made when moved
4	LD	F14,-24(R1)	code?
5	ADDD	F4,F0,F2	 OK to move store past
6	ADDD	F8,F6,F2	SUBI even though changes
7	ADDD	F12,F10,F2	register
8	ADDD	F16,F14,F2	 OK to move loads before
9	SD	0(R1),F4	stores: get right data?
10	SD	-8(R1),F8	– When is it safe for
11	SD	-16(R1),F12	compiler to do such
12	SUBI	R1,R1,#32	changes?
13	BNEZ	R1,LOOP	Ū.
14	SD	8(R1),F16	; 8-32 = -24

14 clock cycles, or 3.5 per iteration

Getting CPI < 1: Issuing Multiple Instructions/Cycle

Superscalar DLX: – Fetch 64-bits/clock – Can only issue 2n – More ports for EP	: 2 ins k cycle d instru	tructi ; Int or uction	ions, 1 n left, FF if 1st ins	FP & P on rigi structio	1 anythir ht n issues	ng else		Loop:	<i>Inte</i> LD LD	ger instruction F0,0(R1) F6,-8(R1)	FP instruction	Clock cycle 1 2
	Pino	Stane				•			LD	F10,-16(R1)	ADDD F4 (F0, F2	3
Int. instruction IF FP instruction Int. instruction FP instruction Int. instruction FP instruction • 1 cycle load dela – instruction in right	ID IF IF IF	EX ID ID IF IF IF ands	MEM EX EX ID ID IF to 3 in se it. no	WB MEM EX EX ID	WB WB MEM W MEM W EX ME tions in S	B B EM WB S ext slot			LD LD SD SD SD SD SUE BNE SD	F14,-24(R1) F18,-32(R1) 0(R1),F4 -8(R1),F8 -16(R1),F12 -24(R1),F16 BI R1,R1,#40 EZ R1,LOOP -32(R1),F20	ADDD F8,F6,F2 ADDD F12,F10,F2 ADDD F16,F14,F2 ADDD F20,F18,F2	4 2 5 2 6 2 7 8 9 10 11 11 12
			,					• Un • 12	rolle cloc	ed 5 times ks, or 2.4	to avoid delays clocks per iter	s (+1 due to SS ation (1.5X)
6/2012		cs252	2-S12, Le	cture06			9	2/06/2012			cs252-S12, Lecture06	

VLIW: Very Large Instruction Word

- Each "instruction" has explicit coding for multiple operations
 - In EPIC, grouping called a "packet"
 - In Transmeta, grouping called a "molecule" (with "atoms" as ops)
- Tradeoff instruction space for simple decoding
 - The long instruction word has room for many operations
 - By definition, all the operations the compiler puts in the long instruction word are independent => execute in parallel
 - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
 - » 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
 - Need compiling technique that schedules across several branches

Loop Unrolling in VLIW

Loop Unrolling in Superscalar

Memory reference 1	Memory reference 2	FP operation 1	FP op. 2	Int. op/ C branch	lock	
LD F0,0(R1)	LD F6,-8(R1)				1	
LD F10,-16(R1)	LD F14,-24(R1)				2	
LD F18,-32(R1)	LD F22,-40(R1)	ADDD F4,F0,F2	ADDD F8,F6,I	-2	3	
LD F26,-48(R1)		ADDD F12,F10,F2	ADDD F16,F1	4,F2	4	
		ADDD F20,F18,F2	ADDD F24,F2	2,F2	5	
SD 0(R1),F4	SD -8(R1),F8	ADDD F28,F26,F2			6	
SD -16(R1),F12	SD -24(R1),F16				7	
SD -32(R1),F20	SD -40(R1),F24			SUBI R1,R1,#4	88	
SD -0(R1),F28				BNEZ R1,LOOP	9	
Unrolled	7 timos to	avoid dolave				

Unrolled 7 times to avoid delays

7 results in 9 clocks, or 1.3 clocks per iteration (1.8X)

Average: 2.5 ops per clock, 50% efficiency

Note: Need more registers in VLIW (15 vs. 6 in SS)

Another possibility: Software Pipelining

- Observation: if iterations from loops are independent, then can get more ILP by taking instructions from <u>different</u> iterations
- Software pipelining: reorganizes loops so that each iteration is made from instructions chosen from different iterations of the original loop (Tomasulo in SW)



Software Pipelining Example



5 cycles per iteration

2/06/2012 cs252-S12, Lecture06

Software Pipelining with Loop Unrolling in VLIW

Memory reference 1	Memory reference 2	FP operation 1	FP op. 2	Int. op/ branch	Clock
LD F0,-48(R1)	ST 0(R1),F4	ADDD F4,F0,F2			1
LD F6,-56(R1)	ST -8(R1),F8	ADDD F8,F6,F2		SUBI R1,R1,#24	2
LD F10,-40(R1)	ST 8(R1),F12	ADDD F12,F10,F2		BNEZ R1,LOOP	3

- Software pipelined across 9 iterations of original loop
 - In each iteration of above loop, we:
 - » Store to m,m-8,m-16 (iterations I-3,I-2,I-1)
 - » Compute for m-24,m-32,m-40 (iterations I,I+1,I+2)
 - » Load from m-48,m-56,m-64 (iterations I+3,I+4,I+5)
- 9 results in 9 cycles, or 1 clock per iteration
- Average: 3.3 ops per clock, 66% efficiency
 Note: Need less registers for software pipelining (only using 7 registers here, was using 15)

Data-Flow Architectures

• Basic Idea: Hardware respresents direct encoding of compiler dataflow graphs:



- Data flows along arcs in "Tokens".
- When two tokens arrive at compute box, box "fires" and produces new token.
- Split operations produce copies of tokens



2/06/2012

15

13

Paper by Dennis and Misunas



Compiler Perspectives on Code Movement

- Compiler concerned about dependencies in program
- Whether or not a HW hazard depends on pipeline
- Try to schedule to avoid hazards that cause performance losses
- (True) Data dependencies (RAW if a hazard for HW)
 - Instruction i produces a result used by instruction j, or
 - Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i.
- If dependent, can't execute in parallel
- Easy to determine for registers (fixed names)
- Hard for memory ("memory disambiguation" problem):
 - Does 100(R4) = 20(R6)?
 - From different loop iterations, does 20(R6) = 20(R6)?

2	in c	:12	01	2
	υ) z	υ.	4

cs252-S12, Lecture06

18

Where are the data dependencies?

1 Loop:	LD	F0,0(R1)	
2	ADDD	F4,F0,F2	
3	SUBI	R1,R1,8	
4	BNEZ	R1,Loop	;delayed branch
5	SD	8(R1),F4	;altered when move past SUBI

Compiler Perspectives on Code Movement

- Another kind of dependence called name dependence: two instructions use same name (register or memory location) but don't exchange data
- Antidependence (WAR if a hazard for HW)
 - Instruction j writes a register or memory location that instruction i reads from and instruction i is executed first
- Output dependence (WAW if a hazard for HW)
 - Instruction i and instruction j write the same register or memory location; ordering between instructions must be preserved.

Where are the name dependencies?

1 Loop	:LD	F0,0(R1)	
2	ADDD	F4,F0,F2	
3	SD	0(R1),F4	drop SUBI & BNEZ;
4	LD	F0, <mark>-8</mark> (R1)	
5	ADDD	F4,F0,F2	
6	SD	<mark>-8</mark> (R1),F4	drop SUBI & BNEZ;
7	LD	F0,-16(R1)	
8	ADDD	F4,F0,F2	
9	SD	-16(R1),F4	drop SUBI & BNEZ;
10	LD	F0,-24(R1)	
11	ADDD	F4,F0,F2	
12	SD	-24(R1),F4	
13	SUBI	R1,R1,#32	;alter to 4*8
14	BNEZ	R1,LOOP	
15	NOP		

How can remove them?

Where are the name dependencies?

1 Loop:LD		F0,0(R1)	
2	ADDD	F4,F0,F2	
3	SD	0(R1),F4	drop SUBI & BNEZ;
4	LD	F6, <mark>-8</mark> (R1)	
5	ADDD	F8,F6,F2	
6	SD	-8(R1),F8	drop SUBI & BNEZ;
7	LD	F10,-16(R1)	
8	ADDD	F12,F10,F2	
9	SD	-16(R1),F12	drop SUBI & BNEZ;
10	LD	F14, <mark>-24</mark> (R1)	
11	ADDD	F16,F14,F2	
12	SD	-24(R1),F16	
13	SUBI	R1,R1,#32	;alter to 4*8
14	BNEZ	R1,LOOP	
15	NOP		

Called "register renaming"

2/06/2012	cs252-S12, Lecture06	21	2/06/2012	cs252-S12, Lecture06	22

Compiler Perspectives on Code Movement

- Name Dependencies are Hard to discover for Memory Accesses
 - Does 100(R4) = 20(R6)?
 - From different loop iterations, does 20(R6) = 20(R6)?
- Our example required compiler to know that if R1 doesn't change then:

 $0(R1) \neq -8(R1) \neq -16(R1) \neq -24(R1)$

There were no dependencies between some loads and stores so they could be moved by each other

Compiler Perspectives on Code Movement

- Final kind of dependence called control dependence. Example:
 - if p1 {S1;};
 - if p2 {S2;};

S1 is control dependent on p1 and S2 is control dependent on p2 but not on p1.

- Two (obvious?) constraints on control dependences:
 - An instruction that is control dependent on a branch cannot be moved before the branch.
 - An instruction that is not control dependent on a branch cannot be moved to after the branch
- Control dependencies relaxed to get parallelism:
 - Can occasionally move dependent loads before branch to get early start on cache miss
 - get same effect if preserve order of exceptions (address in register checked by branch before use) and data flow (value in register depends on branch)

23

2/06/2012

Trace Scheduling in VLIW

- Parallelism across IF branches vs. LOOP branches
- Two steps:
 - Trace Selection
 - » Find likely sequence of basic blocks (<u>trace</u>) of (statically predicted or profile predicted) long sequence of straight-line code
 - Trace Compaction
 - » Squeeze trace into few VLIW instructions
 - » Need bookkeeping code in case prediction is wrong
- This is a form of compiler-generated speculation
 - Compiler must generate "fixup" code to handle cases in which trace is not the taken branch
 - Needs extra registers: undoes bad guess by discarding
- Subtle compiler bugs mean wrong answer vs. poorer performance; no hardware interlocks

When Safe to Unroll Loop?

• Example: Where are data dependencies? (A,B,C distinct & nonoverlapping)

for (i=0; i<100; i=i+1) {
 A[i+1] = A[i] + C[i]; /* S1 */
 B[i+1] = B[i] + A[i+1]; /* S2 */
}</pre>

1. S2 uses the value, A[i+1], computed by S1 in the same iteration.

2. S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] which is read in iteration i+1. The same is true of S2 for B[i] and B[i+1].

This is a "loop-carried dependence": between iterations

- · For our prior example, each iteration was distinct
 - In this case, iterations can't be executed in parallel, Right????

2/06/2012	cs252-S12, Lecture06	25	2/06/2012	cs252-S12, Lecture06	26

Does a loop-carried dependence mean there is no parallelism???

- Consider:
 for (i=0; i< 8; i=i+1) {
 A = A + C[i]; /* S1 */
 }</pre>
- \Rightarrow Could compute:

```
"Cycle 1": temp0 = C[0] + C[1];
    temp1 = C[2] + C[3];
    temp2 = C[4] + C[5];
    temp3 = C[6] + C[7];
"Cycle 2": temp4 = temp0 + temp1;
    temp5 = temp2 + temp3;
"Cycle 3": A = temp4 + temp5;
```

• Relies on associative nature of "+".

Can we use HW to get CPI closer to 1?

- Why in HW at run time?
 - Works when can't know real dependence at compile time
 - Compiler simpler
 - Code for one machine runs well on another
- · Key idea: Allow instructions behind stall to proceed

DIVD	<mark>F0</mark> ,F2,F4
ADDD	F10, <mark>F0</mark> ,F8
SUBD	F12,F8,F1

• Out-of-order execution => out-of-order completion.

I

Problems?

- · How do we prevent WAR and WAW hazards?
- How do we deal with variable latency?
 - Forwarding for RAW hazards harder.

		Clock Cycle Nimber																
Ins	truction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Ъ	F6,34(R2)	IF	ID	EX	MEM	WB												
IJ	F2,45(R3)		IF	ID	ΕX	MEM	WB									RA	W	
MULTD	F0,F2,F4			IF	ID	stall	M1	M2	MЗ	M4	ΜБ	М6	M⊽	M8	M9	M10	MEM	WB
SUBD	F8,F6,F2				IF	D	A1	A2	MEM	WB								
DIVD	F10,F0,F6					IF	ID	stall	D1	D2								
ADDD	F6,F8,F2						IF	ID	A1	A2	MEM	WB	+		W	AD.		

• How to get precise exceptions?

Summary: Static Scheduling

- Hazards limit performance
 - Structural: need more HW resources
 - Data: need forwarding, compiler scheduling
 - Control: early evaluation & PC, delayed branch, prediction
- Increasing length of pipe increases impact of hazards – pipelining helps instruction bandwidth, not latency!
- Instruction Level Parallelism (ILP) found either by compiler or hardware.
- DataFlow view:
 - Data triggers execution rather than instructions triggering data

2/06/2012	cs252-S12, Lecture06	29	2/06/2012	cs252-S12, Lecture06	30