

2


CS252 Graduate Computer Architecture Lecture 9

Prediction (Con't) (Dependencies, Load Values, Data Values) February 16th, 2011

John Kubiatowicz **Electrical Engineering and Computer Sciences** University of California, Berkeley

http://www.eecs.berkeley.edu/~kubitron/cs252

Review: Branch Target Buffer (BTB)



- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only predicted taken branches and jumps held in BTB
- Next PC determined before branch fetched and decoded


2/16/11

cs252-S11, Lecture 9



Review: Combining BTB and BHT


- BTB entries are considerably more expensive than BHT, but can • redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate




BTB/BHT only updated after branch resolves in E stage

Two-Level Branch Predictor (e.g. GAs)

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)



Accuracy of Different Schemes




BHT Accuracy

- Mispredict because either:
 - Wrong guess for that branch
 - Got branch history of wrong branch when index the table
- 4096 entry table programs vary from 1% misprediction (nasa7, tomcatv) to 18% (eqntott), with spice at 9% and gcc at 12%
 - For SPEC92, 4096 about as good as infinite table
- How could HW predict "this loop will execute 3 times" using a simple mechanism?
 - Need to track history of just that branch
 - For given pattern, track most likely following branch direction
- Leads to two separate types of recent history tracking:
 - GBHR (Global Branch History Register)
 - PABHR (Per Address Branch History Table)
- Two separate types of Pattern tracking
 - GPHT (Global Pattern History Table)
 - PAPHT (Per Address Pattern History Table) cs252-S11, Lecture 9


2/16/11

•


Two-Level Adaptive Schemes: History Registers of Same Length (6 bits)



Yeh and Patt classification



- GAg: Global History Register, Global History Table ٠
- PAg: Per-Address History Register, Global History Table ٠
- PAp: Per-Address History Register, Per-Address History Table



 Gshare: Global History Register, Global History Table with Simple attempt at anti-aliasing


11

2/16/11

Yes: filter out biased branches to save prediction resources for the unbiased ones

Exploiting Bias to avoid Aliasing: Bimode and YAGS





Administrative

- Midterm I: Wednesday 3/16 Location: 320 Soda Hall TIME: 2:30-5:30
 - Can have 1 sheet of 81/2x11 handwritten notes both sides
 - No microfiche of the book!
- This info is on the Lecture page (has been)
- Meet at LaVal's afterwards for Pizza and Beverages
 - Great way for me to get to know you better
 - I'll Buy!

2/14/11

cs252-S11, Lecture 8





Dynamically finding structure in **Spaghetti**

- Consider complex "spaghetti code"
- · Are all branches likely to need the same type of branch prediction?
 - No.

2/16/11

- What to do about it?
 - How about predicting which predictor will be best?
 - Called a "Tournament predictor"






Is Global or Local better?

17


Tournament Predictors

- Motivation for correlating branch predictors is 2bit predictor failed on important branches; by adding global information, performance improved
- Tournament predictors: use 2 predictors, 1 based on global information and 1 based on local information, and combine with a selector
- Use the predictor that tends to guess correctly



2/16/11





Tournament Predictor in Alpha 21264

1. 4K 2-bit counters to choose from among a global predictor and a local predictor

2. Global predictor (GAg):

- 4K entries, indexed by the history of the last 12 branches; each entry in the global predictor is a standard 2-bit predictor
- 12-bit pattern: ith bit 0 => ith prior branch not taken; ith bit 1 => ith prior branch taken;
- 3. Local predictor consists of a 2-level predictor (PAg):
 - Top level a local history table consisting of 1024 10-bit entries; each 10-bit entry corresponds to the most recent 10 branch outcomes for the entry. 10-bit history allows patterns 10 branches to be discovered and predicted.
 - Next level Selected entry from the local history table is used to index a table of 1K entries consisting a 3-bit saturating counters, which provide the local prediction

Total size: 4K*2 + 4K*2 + 1K*10 + 1K*3 = 29K bits!

(~180,000 transistors)


2/16/11

cs252-S11, Lecture 9

Ø

18






e 9



Accuracy v. Size (SPEC89)





In-Order Memory Queue

- · Execute all loads and stores in program order
- => Load and store cannot leave ROB for execution until all previous loads and stores have completed execution
- Can still execute loads and stores speculatively, and out-of-order with respect to other instructions

Review: Memory Disambiguation

- Question: Given a load that follows a store in program order, are the two related?
 - Trying to detect RAW hazards through memory
 - Stores commit in order (ROB), so no WAR/WAW memory hazards.
- Implementation
 - Keep queue of stores, in program order
 - Watch for position of new loads relative to existing stores
 - Typically, this is a different buffer than ROB!
 - » Could be ROB (has right properties), but too expensive
- When have address for load, check store queue:
 - If any store prior to load is waiting for its address⇒?????
 - If load address matches earlier store address (associative lookup), then we have a memory-induced RAW hazard:
 - » store value available ⇒ return value
 - » store value not available \Rightarrow return ROB number of source
 - Otherwise, send out request to memory
- Will relax exact dependency checking in later lecture
- 2/16/11

cs252-S11, Lecture 9



22

Conservative O-o-O Load Execution

st	r1,	(r2)
ld	r3,	(r4)

- Split execution of store instruction into two phases: address calculation and data write
- Can execute load before store, if addresses known and r4 != r2
- Each load address compared with addresses of all previous uncommitted stores (can use partial conservative check i.e., bottom 12 bits of address)
- · Don't execute load if any previous store address not known

(MIPS R10K, 16 entry address queue)

Address Speculation



st r1, (r2) ld r3, (r4)

- Guess that r4 != r2
- Execute load before store address known
- Need to hold all completed but uncommitted load/store addresses in program order
- If subsequently find r4==r2, squash load and all following instructions
- => Large penalty for inaccurate address speculation

Memory Dependence Prediction

(Alpha 21264)

- st r1, (r2) ld r3, (r4)
- Guess that r4 != r2 and execute load before store
- If later find r4==r2, squash load and all following instructions, but mark load instruction as store-wait
- Subsequent executions of the same load instruction will wait for all previous stores to complete
- Periodically clear store-wait bits

2/16/11	cs252-S11, Lecture 9	25	2/16/11	cs252-S11, Lecture 9	26




Speculative Loads / Stores

Just like register updates, stores should not modify the memory until after the instruction is committed

- A speculative store buffer is a structure introduced to hold speculative store data.

Speculative Store Buffer




- On store execute:
 - mark entry valid and speculative, and save data and tag of instruction.
- On store commit:
 - clear speculative bit and eventually move data to cache
- On store abort:
 - clear valid bit

2/16/11



Speculative Store Buffer




- If data in both store buffer and cache, which should we use:
 Speculative store buffer
- If same address in store buffer twice, which should we use: Youngest store older than load

2/16/11 cs252-\$11, Lecture 9 29 2/16/11 cs252-\$11, Lecture 9



Said another way: Could we do better?



- Results from same paper: performance improvement with oracle predictor
 - We can get significantly better performance if we find a good predictor
 - Question: How to build a good predictor?

Memory Dependence Prediction

- Important to speculate?
 Two Extremes:
 - Naïve Speculation: always let load go forward
 - No Speculation: always wait for dependencies to be resolved
- Compare Naïve Speculation to No Speculation
 - False Dependency: wait when don't have to
 - Order Violation: result of speculating incorrectly
- Goal of prediction:
 - Avoid false dependencies and order violations

	Na Specu	No Speculation	
Spec95 Program	Memory Order Viols Per 1K Instrs	Order Trap Viols Per Penalty	
go	6	13	157
m88ksim	20	12	168
gcc	5	15	187
compress	11	15	129
xlisp	11	14	179
ijpeg	23	15	150
perl prim	20	15	215
perl scrab	10	15	185
vortex	7	19	215
tomcatv	4	22	264
swim	2	36	224
mgrid	0	18	262
applu	18	22	212
apsi	7	35	247
fpppp	10	17	275
wave5	24	21	188
turb3d	6	16	213

From "Memory Dependence Prediction using Store Sets", Chrysos and Emer.

30

Premise: Past indicates Future


- Basic Premise is that past dependencies indicate future dependencies
 - Not always true! Hopefully true most of time
- · Store Set: Set of store insts that affect given load

– Example:	Addr	Inst
	0	Store C

- 4 Store A
- 8 Store B
- 12 Store C
- 28 Load $B \Rightarrow$ Store set { PC 8 }
- 32 Load D \Rightarrow Store set { (null) } 36 Load C \Rightarrow Store set { PC 0. PC
- 36 Load C \Rightarrow Store set { PC 0, PC 12 } 40 Load B \Rightarrow Store set { PC 8 }
- Load $B \Rightarrow$ Store set { PC 6 }
- Idea: Store set for load starts empty. If ever load go forward and this causes a violation, add offending store to load's store set
- Approach: For each indeterminate load:
 - If Store from Store set is in pipeline, stall Else let go forward
- Does this work?

cs252-S11, Lecture 9

- 31
- 2/16/11



2/16/11

2/16/11

cs252-S11, Lecture 9

33

35

How well does this do? fopop prim urb3d ber dunoc Le l □ Store Barrier Cache ■ Store Set Implementation ■ Perfect

Comparison against Store Barrier Cache


- Marks individual Stores as "tending to cause memory violations"

- Not specific to particular loads....

Problem with APPLU?

- Analyzed in paper: has complex 3-level inner loop in which loads occasionally depend on stores
- Forces overly conservative stalls (i.e. false dependencies)

How to track Store Sets in reality?









34

Load Value Predictability

- Try to predict the result of a load before going to memory
- Paper: "Value locality and load value prediction"
 - Mikko H. Lipasti, Christopher B. Wilkerson and John Paul Shen
- Notion of value locality
 - Fraction of instances of a given load that match last n different values
- Is there any value locality in typical programs?
 - Yes!

- With history depth of 1: most integer programs show over 50% repetition
- With history depth of 16: most integer programs show over 80% repetition
- Not everything does well: see cipeg, swm256, and tomcatv
- Locality varies by type:
 - Quite high for inst/data addresses
 - Reasonable for integer values
 - Not as high for FP values





Accuracy of LCT

- Question of accuracy is about how well we avoid:
 - Predicting unpredictable load
 - Not predicting predictable loads
- How well does this work?
 - Difference between "Simple" and "Limit": history depth
 - » Simple: depth 1
 - » Limit: depth 16
 - Limit tends to classify more thing as predictable (since this works more often)
- Basic Principle:
 - Often works better to have one structure decide on the basic "predictability" of structure
 - Independent of prediction structure

TRA		PowerPC			Alpha AXP				
Bench- mark	Simple		Lii	Limit		Simple		Limit	
	Unpr	Pred	Unpr	Pred	Unpr	Pred	Unpr	Pred	
cc1-271	86%	64%	58%	90%	86%	57%	64%	86%	
cjpeg	97%	61%	92%	61%	93%	75%	93%	82%	
compress	99%	94%	97%	90%	98%	56%	97%	94%	
doduc	83%	75%	82%	92%	84%	68%	78%	92%	
eqntott	91%	85%	88%	99%	68%	80%	83%	97%	
gawk	85%	92%	44%	95%	74%	86%	59%	93%	
gperf	93%	75%	76%	97%	77%	79%	77%	91%	
grep	93%	88%	67%	81%	85%	82%	92%	92%	
hydro2d	82%	85%	63%	91%	86%	80%	60%	89%	
mpeg	86%	90%	78%	93%	84%	88%	85%	93%	
perl	84%	71%	65%	93%	83%	66%	74%	93%	
quick	98%	84%	93%	89%	98%	95%	96%	95%	
sc	77%	90%	59%	97%	86%	85%	78%	95%	
swm256	99%	89%	99%	93%	99%	86%	99%	90%	
tomcatv	100%	89%	100%	98%	99%	68%	99%	70%	
xlisp	88%	83%	77%	93%	90%	74%	76%	93%	
GM	90%	81%	75%	90%	86%	78%	81%	90%	

Constant Value Unit

- Idea: Identify a load instruction as "constant"
 - Can ignore cache lookup (no verification)
 - Must enforce by monitoring result of stores to remove "constant" status
- How well does this work?
 - Seems to identify 6-18% of loads as constant
 - Must be unchanging enough to cause LCT to classify as constant


	Powe	rPC	Alpha AXP		
Benchmark	Simple	Limit	Simple	Limit	
cc1-271	13%	23%	10%	14%	
cjpeg	4%	7%	17%	17%	
compress	33%	34%	36%	42%	
doduc	5%	20%	5%	15%	
eqntott	19%	44%	21%	35%	
gawk	10%	28%	31%	31%	
gperf	21%	39%	38%	56%	
grep	16%	24%	18%	22%	
hydro2d	2%	8%	3%	10%	
mpeg	12%	25%	10%	28%	
perl	8%	19%	7%	8%	
quick	0%	0%	31%	31%	
sc	32%	46%	26%	31%	
swm256	8%	17%	12%	12%	
tomcatv	0%	0%	1%	1%	
xlisp	14%	45%	8%	30%	
GM	. 6%	11%	12%	18%	





41

Load Value Architecture



Review: Memory Disambiguation

- Question: Given a load that follows a store in program order, are the two related?
 - Trying to detect RAW hazards through memory
 - Stores commit in order (ROB), so no WAR/WAW memory hazards.
- Implementation
 - Keep queue of stores, in program order
 - Watch for position of new loads relative to existing stores
 - Typically, this is a different buffer than ROB!
 - » Could be ROB (has right properties), but too expensive
- When have address for load, check store queue:
 - If any store prior to load is waiting for its address⇒?????
 - If load address matches earlier store address (associative lookup), then we have a memory-induced RAW hazard:
 - » store value available \Rightarrow return value
 - » store value not available \Rightarrow return ROB number of source
 - Otherwise, send out request to memory
- · Will relax exact dependency checking in later lecture

2/24/2010

2/24/2010

CS252-S10 lecture 10

42


Memory Dependence Prediction

- Important to speculate? Two Extremes:
 - Naïve Speculation: always let load go forward
 - No Speculation: always wait for dependencies to be resolved
- Compare Naïve Speculation to No Speculation
 - False Dependency: wait when don't have to
 - Order Violation: result of speculating incorrectly
- Goal of prediction:
 - Avoid false dependencies and order violations

		Naive Speculation		
Spec95 Program	Memory Order Viols Per 1K Instrs	Memory Trap Penalty (Cycles)	False Dep. Per 1K Instrs	
go	6	13	157	
m88ksim	20	12	168	
gcc	5	15	187	
compress	11	15	129	
xlisp	11	14	179	
ijpeg	23	15	150	
perl prim	20	15	215	
perl scrab	10	15	185	
vortex	7	19	215	
tomcatv	4	22	264	
swim	2	36	224	
mgrid	0	18	262	
applu	18	22	212	
apsi	7	35	247	
fpppp	10	17	275	
wave5	24	21	188	
turb3d	6	16	213	

From "Memory Dependence Prediction using Store Sets", Chrysos and Emer.

Said another way: Could we do better?



- Results from same paper: performance improvement with oracle predictor
 - We can get significantly better performance if we find a good predictor
 - Question: How to build a good predictor?

Premise: Past indicates Future

 Basic Premise is that past dependencies indicate future dependencies

- Not always true! Hopefully true most of time

Store Set: Set of store insts that affect given load

– Example:	Addr	Inst
•	0	Store C
	4	Store A
	8	Store B
	12	Store C
	28	Load B \Rightarrow Store set { PC 8 }
	32	Load D \Rightarrow Store set { (null) }
	36	Load $C \rightarrow Store set \{ PC 0 \}$

- set { (null) } ⇒ Store set { PC 0, PC 12 }
- 40 Load B \Rightarrow Store set { PC 8 }
- Idea: Store set for load starts empty. If ever load go forward and this causes a violation, add offending store to load's store set
- Approach: For each indeterminate load:
 - If Store from Store set is in pipeline, stall Else let go forward
- Does this work?

2/24/2010			

CS252-S10 lecture 10

45

How well does an infinite tracking work?



- Number of stores in given set
- Seems to do pretty well
 - Note: "Not Predicted" means load had empty store set
 - Only Applu and Xlisp seems to have false dependencies

CS252-S10 lecture 10

2/24/2010

How to track Store Sets in reality?




- SSIT: Assigns Loads and Stores to Store Set ID (SSID) - Notice that this requires each store to be in only one store set!
- LFST: Maps SSIDs to most recent fetched store
 - When Load is fetched, allows it to find most recent store in its store set that is executing (if any) ⇒ allows stalling until store finished
 - When Store is fetched, allows it to wait for previous store in store set
 - » Pretty much same type of ordering as enforced by ROB anyway » Transitivity >> loads end up waiting for all active stores in store set
- What if store needs to be in two store sets?
 - Allow store sets to be merged together deterministically » Two loads, multiple stores get same SSID
- Want periodic clearing of SSIT to avoid:
 - problems with aliasing across program
- Out of control merging

CS252-S10 lecture 10

47

How well does this do?



- Comparison against Store Barrier Cache
 - Marks individual Stores as "tending to cause memory violations"
 - Not specific to particular loads....
- Problem with APPLU?
 - Analyzed in paper: has complex 3-level inner loop in which loads occasionally depend on stores
 - Forces overly conservative stalls (i.e. false dependencies)

Conclusion

- Two-Level Branch Prediction
 - Uses complex history (either global or local) to predict next branch
 - Two tables: a history table and a pattern table
 - Global Predictors: GAg, GAs, GShare, Bimode, YAGS
 - Local Predictors: PAg, PAp, PAs
- Dependence Prediction: Try to predict whether load depends on stores before addresses are known
 - Store set: Set of stores that have had dependencies with load in past
- Last Value Prediction
 - Predict that value of load will be similar (same?) as previous value
 - Works better than one might expect
- Dependence Prediction: Try to predict whether load depends on stores before addresses are known
 - Store set: Set of stores that have had dependencies with load in past

2/16/11			cs252-S11	, Lecture 9