

CS252 Graduate Computer Architecture Lecture 6

Tomasulo, Implicit Register Renaming, Loop-Level Parallelism Extraction Explicit Register Renaming

John Kubiawicz

Electrical Engineering and Computer Sciences
University of California, Berkeley

<http://www.eecs.berkeley.edu/~kubitron/cs252>


Recall: Software Pipelining Example

Before: Unrolled 3 times

```
1 LD  F0, 0(R1)
2 ADDD F4, F0, F2
3 SD  0(R1), F4
4 LD  F6, -8(R1)
5 ADDD F8, F6, F2
6 SD  -8(R1), F8
7 LD  F10, -16(R1)
8 ADDD F12, F10, F2
9 SD  -16(R1), F12
10 SUBI R1, R1, #24
11 BNEZ R1, LOOP
```

After: Software Pipelined

```
1 SD  0(R1), F4 ; Stores M[i]
2 ADDD F4, F0, F2 ; Adds to M[i-1]
3 LD  F0, -16(R1); Loads M[i-2]
4 SUBI R1, R1, #8
5 BNEZ R1, LOOP
```



• Symbolic Loop Unrolling

- Maximize result-use distance
- Less code space than unrolling
- Fill & drain pipe only once per loop
vs. once per each unrolled iteration in loop unrolling


5 cycles per iteration

2/9/2009

CS252-S09, Lecture 6

2

Review: Scoreboard (CDC 6600)



2/9/2009

CS252-S09, Lecture 6

3

Review: Scoreboard Implications

- Scoreboard keeps track of dependencies between instructions that have already issued.
 - Scoreboard replaces ID, EX, WB with 4 stages
- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR:
 - Stall writeback until registers have been read
 - Read registers only during Read Operands stage
 - **Greatly limits overlap of independent computations**
- Solution for WAW:
 - Detect hazard and stall issue of new instruction until other instruction completes
 - **Prevents overlapping of loop iterations!**
- No register renaming!
 - We will fix this today
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units

2/9/2009

CS252-S09, Lecture 6

4



Review: Scoreboard Example: Cycle 62

Instruction status:

struction status:

Instruction	j	k	Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21	61	62
ADDD	F6	F8 F2	13	14	16	22

Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj						
	Integer	No									
	Mult1	No									
	Mult2	No									
	Add	No									
	Divide	No									

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU								

- In-order issue; out-of-order execute & commit




Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
 - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
 - IBM has 4 FP registers vs. 8 in CDC 6600
 - IBM has memory-register ops
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...



Tomasulo Organization



Tomasulo Algorithm vs. Scoreboard

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called “reservation stations”; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations (RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

Tomasulo Example Cycle 2

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1		Yes	34+R2
LD	F2	45+	R3	2		Yes	45+R3
MULTD	F0	F2	F4			No	
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	No						

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	Load2					Load1		

Note: Unlike 6600, can have multiple loads outstanding

Tomasulo Example Cycle 3

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	Yes	34+R2
LD	F2	45+	R3	2		Yes	45+R3
MULTD	F0	F2	F4	3		No	
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	Yes	MULTD		R(F4)		Load2	
Mult2	No						

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2				Load1		

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	No	
LD	F2	45+	R3	2	4	Yes	45+R3
MULTD	F0	F2	F4	3		No	
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	Yes	SUBD		M(A1)			Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD		R(F4)		Load2	
Mult2	No						

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(A1)	Add1			

- Load2 completing; what is waiting for Load2?

Tomasulo Example Cycle 5

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	No	
LD	F2	45+	R3	2	4	No	
MULTD	F0	F2	F4	3	5	No	
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
2 Add1	Yes	SUBD		M(A1)	M(A2)		
Add2	No						
Add3	No						
10 Mult1	Yes	MULTD		M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

Tomasulo Example Cycle 6

Instruction status:

Instruction	j	k	Issue	Exec Write		Busy	Address
				Comp	Result		
LD F6 34+ R2			1	3	4	Load1	No
LD F2 45+ R3			2	4	5	Load2	No
MULTD F0 F2 F4			3			Load3	No
SUBD F8 F6 F2			4				
DIVD F10 F0 F6			5				
ADDD F6 F8 F2			6				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU Mult1 M(A2) Add2 Add1 Mult2								

• Issue ADDD here vs. scoreboard?

2/9/2009

CS252-S09, Lecture 6

17

Tomasulo Example Cycle 7

Instruction status:

Instruction	j	k	Issue	Exec Write		Busy	Address
				Comp	Result		
LD F6 34+ R2			1	3	4	Load1	No
LD F2 45+ R3			2	4	5	Load2	No
MULTD F0 F2 F4			3			Load3	No
SUBD F8 F6 F2			4	7			
DIVD F10 F0 F6			5				
ADDD F6 F8 F2			6				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU Mult1 M(A2) Add2 Add1 Mult2								

• Add1 completing; what is waiting for it?

2/9/2009

CS252-S09, Lecture 6

18

Tomasulo Example Cycle 8

Instruction status:

Instruction	j	k	Issue	Exec Write		Busy	Address
				Comp	Result		
LD F6 34+ R2			1	3	4	Load1	No
LD F2 45+ R3			2	4	5	Load2	No
MULTD F0 F2 F4			3			Load3	No
SUBD F8 F6 F2			4	7	8		
DIVD F10 F0 F6			5				
ADDD F6 F8 F2			6				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU Mult1 M(A2) Add2 (M-M) Mult2								

2/9/2009

CS252-S09, Lecture 6

19

Tomasulo Example Cycle 9

Instruction status:

Instruction	j	k	Issue	Exec Write		Busy	Address
				Comp	Result		
LD F6 34+ R2			1	3	4	Load1	No
LD F2 45+ R3			2	4	5	Load2	No
MULTD F0 F2 F4			3			Load3	No
SUBD F8 F6 F2			4	7	8		
DIVD F10 F0 F6			5				
ADDD F6 F8 F2			6				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU Mult1 M(A2) Add2 (M-M) Mult2								

2/9/2009

CS252-S09, Lecture 6

20



Tomasulo Example Cycle 10

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU Mult1 M(A2) Add2 (M-M) Mult2								

- Add2 completing; what is waiting for it?

2/9/2009

CS252-S09, Lecture 6

21



Tomasulo Example Cycle 11

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU Mult1 M(A2) (M-M+V(M-M)) Mult2								

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

2/9/2009

CS252-S09, Lecture 6

22



Tomasulo Example Cycle 12

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
3	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU Mult1 M(A2) (M-M+V(M-M)) Mult2								

2/9/2009

CS252-S09, Lecture 6

23



Tomasulo Example Cycle 13

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU Mult1 M(A2) (M-M+V(M-M)) Mult2								

2/9/2009

CS252-S09, Lecture 6

24

Tomasulo Example Cycle 14

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU Mult1 M(A2) (M-M+N(M-M)) Mult2								

Tomasulo Example Cycle 15

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU Mult1 M(A2) (M-M+N(M-M)) Mult2								

Tomasulo Example Cycle 16

Instruction status:

Instruction	j	k	Issue	Exec		Write	Busy	Address
				Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU M*F4 M(A2) (M-M+N(M-M)) Mult2								

Faster than light computation
(skip a couple of cycles)

Tomasulo Example Cycle 55

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
1 Mult2	Yes		DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
55	FU M*F4 M(A2) (M-M+N(M-M)) Mult2								

Tomasulo Example Cycle 56

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56		
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
0 Mult2	Yes		DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU M*F4 M(A2) (M-M+N(M-M)) Mult2								

- Mult2 is completing; what is waiting for it?

Tomasulo Example Cycle 57

Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56	57	
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	Yes		DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU M*F4 M(A2) (M-M+N(M-M)) Result								

- Once again: In-order issue, out-of-order execution and completion.

Compare to Scoreboard Cycle 62

Instruction status:

Instruction	j	k	Read Exec Write			Busy	Address
			Issue	Oper	Comp Result		
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

- Why take longer on scoreboard/6600?

- Structural Hazards
- Lack of forwarding

Tomasulo v. Scoreboard (IBM 360/91 v. CDC 6600)



Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/÷)	Multiple Functional Units (1 load/store, 1 +, 2 x, 1 ÷)
window size: ≤ 14 instructions	≤ 5 instructions
No issue on structural hazard	same
WAR: renaming avoids	stall completion
WAW: renaming avoids	stall issue
Broadcast results from FU	Write/read registers
Control: reservation stations	central scoreboard

CS 252 Adminstrivia



- **Interesting new Resource:** <http://bitsavers.org>
 - Has digital versions of users manuals for old machines
 - Quite interesting!
 - I'll link in some of them to your reading pages when it is appropriate
 - Very limited bandwidth: use mirrors such as: <http://bitsavers.vt100.net>
- **Textbook Reading for next few lectures:**
 - Computer Architecture: A Quantitative Approach, Chapter 2
- **Exams:**
 - Wednesday March 18th and Wednesday May 6th
 - Currently 6:00 – 9:00pm. It would be here in 310 Soda
 - Still have pizza afterwards...

Paper Discussion (Reading #4)



- "The CRAY-1 Computer System," Richard Russel.
Communications of the ACM, 21(1) 63-72, January 1978
 - Very successful Vector Machine
 - Highly tuned physical implementation
 - No Virtual Memory: segmented protection + relocatable code
- "Parallel Operation in the CDC 6600," James E. Thorton.
AFIPS Proc. FJCC, pt. 2 vol. 03, pp. 33-40, 1964
 - Pushed the Load-Store architecture that became staple of RISC
 - Scoreboard for OOO execution (last lecture)
 - Separation of I/O processors from main processor
 - » Memory-mapped communication between them
 - » Very modern ideas

Tomasulo Loop Example



Loop: LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

Loop Example

Instruction status:

		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD F0 0 R1					No		
1	MULTD F4 F0 F2					No		
1	SD F4 0 R1					No		
2	LD F0 0 R1					No		
2	MULTD F4 F0 F2					No		
2	SD F4 0 R1					No		

Reservation Stations:

		S1 S2 RS						
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	No							SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80	Fu								

Loop Example Cycle 1

Instruction status:

		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD F0 0 R1			1		Yes	80	
1	MULTD F4 F0 F2					No		
1	SD F4 0 R1					No		
2	LD F0 0 R1					No		
2	MULTD F4 F0 F2					No		
2	SD F4 0 R1					No		

Reservation Stations:

		S1 S2 RS						
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	No							SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Fu	Load1							

Loop Example Cycle 2

Instruction status:

		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD F0 0 R1			1		Yes	80	
2	MULTD F4 F0 F2			2		No		
1	SD F4 0 R1					No		
2	LD F0 0 R1					No		
2	MULTD F4 F0 F2					No		
2	SD F4 0 R1					No		

Reservation Stations:

		S1 S2 RS						
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd				R(F4)	Load1	SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						

Loop Example Cycle 3

Instruction status:

		Exec Write						
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD F0 0 R1			1		Yes	80	
2	MULTD F4 F0 F2			2		No		
1	SD F4 0 R1			3		No		
2	LD F0 0 R1					Yes	80	Mult1
2	MULTD F4 F0 F2					No		
2	SD F4 0 R1					No		

Reservation Stations:

		S1 S2 RS						
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
Add1	No							LD F0 0 R1
Add2	No							MULTD F4 F0 F2
Add3	No							SD F4 0 R1
Mult1	Yes	Multd				R(F4)	Load1	SUBI R1 R1 #8
Mult2	No							BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1	Mult1						

• Implicit renaming sets up "DataFlow" graph

Loop Example Cycle 4

Instruction status:

				Exec Write			
ITER	Instruction	j	k	Issue CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	0	R1			
2	MULTD	F4	F0	F2			
2	SD	F4	0	R1			

Reservation Stations:

				S1	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd						SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

• Dispatching SUBI Instruction

2/9/2009

CS252-S09, Lecture 6

41

Loop Example Cycle 5

Instruction status:

				Exec Write			
ITER	Instruction	j	k	Issue CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	0	R1			
2	MULTD	F4	F0	F2			
2	SD	F4	0	R1			

Reservation Stations:

				S1	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd						SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Fu	Load1	Mult1						

• And, BNEZ instruction

2/9/2009

CS252-S09, Lecture 6

42

Loop Example Cycle 6

Instruction status:

				Exec Write			
ITER	Instruction	j	k	Issue CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	0	R1	6		
2	MULTD	F4	F0	F2			
2	SD	F4	0	R1			

Reservation Stations:

				S1	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd						SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Fu	Load2	Mult1						

• Notice that F0 never sees Load from location 80

2/9/2009

CS252-S09, Lecture 6

43

Loop Example Cycle 7

Instruction status:

				Exec Write			
ITER	Instruction	j	k	Issue CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	0	R1	6		
2	MULTD	F4	F0	F2	7		
2	SD	F4	0	R1			

Reservation Stations:

				S1	S2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd						SUBI	R1	R1 #8
Mult2	Yes	Multd						BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

• Register file completely detached from computation
• First and Second iteration completely overlapped

2/9/2009

CS252-S09, Lecture 6

44



Loop Example Cycle 8

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1		Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI	R1	R1 #8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						



Loop Example Cycle 9

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load1		SUBI	R1	R1 #8
Mult2	Yes	Multd			R(F2)	Load2		BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?

- Note: Dispatching SUBI



Loop Example Cycle 10

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9 10	Load1	No		
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6	10	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

- Load2 completing: who is waiting?

- Note: Dispatching BNEZ



Loop Example Cycle 11

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9 10	Load1	No		
1	MULTD	F4	F0	F2	2		Load2	No		
1	SD	F4	0	R1	3		Load3	Yes	64	
2	LD	F0	0	R1	6	10 11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

- Next load in sequence

Loop Example Cycle 12

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD F0 0 R1			1	9	10	Load1	No		
1	MULTD F4 F0 F2			2			Load2	No		
1	SD F4 0 R1			3			Load3	Yes	64	
2	LD F0 0 R1			6	10	11	Store1	Yes	80	Mult1
2	MULTD F4 F0 F2			7			Store2	Yes	72	Mult2
2	SD F4 0 R1			8			Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

• Why not issue third multiply?

2/9/2009

CS252-S09, Lecture 6

49

Loop Example Cycle 13

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD F0 0 R1			1	9	10	Load1	No		
1	MULTD F4 F0 F2			2			Load2	No		
1	SD F4 0 R1			3			Load3	Yes	64	
2	LD F0 0 R1			6	10	11	Store1	Yes	80	Mult1
2	MULTD F4 F0 F2			7			Store2	Yes	72	Mult2
2	SD F4 0 R1			8			Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

2/9/2009

CS252-S09, Lecture 6

50

Loop Example Cycle 14

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD F0 0 R1			1	9	10	Load1	No		
1	MULTD F4 F0 F2			2	14		Load2	No		
1	SD F4 0 R1			3			Load3	Yes	64	
2	LD F0 0 R1			6	10	11	Store1	Yes	80	Mult1
2	MULTD F4 F0 F2			7			Store2	Yes	72	Mult2
2	SD F4 0 R1			8			Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

• Mult1 completing. Who is waiting?

2/9/2009

CS252-S09, Lecture 6

51

Loop Example Cycle 15

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD F0 0 R1			1	9	10	Load1	No		
1	MULTD F4 F0 F2			2	14	15	Load2	No		
1	SD F4 0 R1			3			Load3	Yes	64	
2	LD F0 0 R1			6	10	11	Store1	Yes	80	[80]*R2
2	MULTD F4 F0 F2			7	15		Store2	Yes	72	Mult2
2	SD F4 0 R1			8			Store3	No		

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
0	Mult1	No						SUBI	R1	R1 #8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

• Mult2 completing. Who is waiting?

2/9/2009

CS252-S09, Lecture 6

52



Loop Example Cycle 16

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	No	

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3		Mult1					

2/9/2009

CS252-S09, Lecture 6

53



Loop Example Cycle 17

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3		Mult1					

2/9/2009

CS252-S09, Lecture 6

54



Loop Example Cycle 18

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3		Mult1					

2/9/2009

CS252-S09, Lecture 6

55



Loop Example Cycle 19

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes	64 Mult1

Reservation Stations:

					S1 S2 RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:		
Add1	No							LD	F0	0 R1
Add2	No							MULTD	F4	F0 F2
Add3	No							SD	F4	0 R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1 #8
Mult2	No							BNEZ	R1	Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	64	Fu	Load3		Mult1					

2/9/2009

CS252-S09, Lecture 6

56

Loop Example Cycle 20

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	No	
2	SD	F4	0	R1	8	19	20	Store3	Yes	64
										Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
Add1	No							LD	F0	0	R1
Add2	No							MULTD	F4	F0	F2
Add3	No							SD	F4	0	R1
Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
Mult2	No							BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	64	Fu	Load3		Mult1					


Why can Tomasulo overlap iterations of loops?

- **Register renaming**
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- **Reservation stations**
 - Permit instruction issue to advance past integer control flow operations
- **Other idea: Tomasulo building dynamic “DataFlow” graph from instructions**
 - Fits in with readings for Wednesday

Explicit Register Renaming

- Tomasulo provides *Implicit Register Renaming*
 - User registers renamed to reservation station tags
- **Explicit Register Renaming:**
 - Use *physical* register file that is larger than number of registers specified by ISA
- **Keep a translation table:**
 - ISA register => physical register mapping
 - When register is written, replace table entry with new register from freelist.
 - Physical register becomes free when not being used by any instructions in progress.
- Pipeline can be exactly like “standard” DLX pipeline
 - IF, ID, EX, etc....
- **Advantages:**
 - Removes all WAR and WAW hazards
 - Like Tomasulo, good for allowing full out-of-order completion
 - Allows data to be fetched from a single register file
 - Makes speculative execution/precise interrupts easier:
 - » All that needs to be “undone” for precise break point is to undo the table mappings

Question: Can we use explicit register renaming with scoreboard?



Scoreboard Example

Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+ R2			
LD	F2	45+ R3			
MULTD	F0	F2 F4			
SUBD	F8	F6 F2			
DIVD	F10	F0 F6			
ADDD	F6	F8 F2			

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								
Divide	No								

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
FU	P0	P2	P4	P6	P8	P10	P12		P30

• Initialized Rename Table

2/9/2009

CS252-S09, Lecture 6

61

Renamed Scoreboard 1

Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+ R2	1		
LD	F2	45+ R3			
MULTD	F0	F2 F4			
SUBD	F8	F6 F2			
DIVD	F10	F0 F6			
ADDD	F6	F8 F2			

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				Yes
Int2	No								
Mult1	No								
Add	No								
Divide	No								

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1	FU	P0	P2	P4	P32	P8	P10	P12	P30

- Each instruction allocates free register
- Similar to single-assignment compiler transformation

2/9/2009

CS252-S09, Lecture 6

62

Renamed Scoreboard 2

Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+ R2	1	2	
LD	F2	45+ R3	2		
MULTD	F0	F2 F4			
SUBD	F8	F6 F2			
DIVD	F10	F0 F6			
ADDD	F6	F8 F2			

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				Yes
Int2	Yes	Load	P34		R3				Yes
Mult1	No								
Add	No								
Divide	No								

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	P0	P34	P4	P32	P8	P10	P12	P30

2/9/2009

CS252-S09, Lecture 6

63

Renamed Scoreboard 3

Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+ R2	1	2	3
LD	F2	45+ R3	2	3	
MULTD	F0	F2 F4	3		
SUBD	F8	F6 F2			
DIVD	F10	F0 F6			
ADDD	F6	F8 F2			

Functional unit status:

Time Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				Yes
Int2	Yes	Load	P34		R3				Yes
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
Add	No								
Divide	No								

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	P36	P34	P4	P32	P8	P10	P12	P30

2/9/2009

CS252-S09, Lecture 6

64



Renamed Scoreboard 4

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4			
MULTD	F0	F2	F4	3					
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	Yes	Load	P34		R3					Yes
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes	
Add	Yes	Sub	P38	P32	P34		Int2	Yes	No	
Divide	No									

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	P36	P34	P4	P32	P38	P10	P12	P30



Renamed Scoreboard 5

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3					
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
Add	Yes	Sub	P38	P32	P34				Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	P36	P34	P4	P32	P38	P40	P12	P30



Renamed Scoreboard 6

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6				
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
10 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
2 Add	Yes	Sub	P38	P32	P34				Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	P36	P34	P4	P32	P38	P40	P12	P30



Renamed Scoreboard 7

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6				
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
9 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
1 Add	Yes	Sub	P38	P32	P34				Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	P36	P34	P4	P32	P38	P40	P12	P30

Renamed Scoreboard 8

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	2	3	4	5
MULTD	F0	F2 F4	3	6		
SUBD	F8	F6 F2	4	6	8	
DIVD	F10	F0 F6	5			
ADDD	F6	F8 F2				

Functional unit status:

<i>Unit status:</i>			<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Int1	No								
	Int2	No								
8	Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
0	Add	Yes	Sub	P38	P32	P34			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	P36	P34	P4	P32	P38	P40	P12	P30

2/9/2009

CS252-S09, Lecture 6

69

Renamed Scoreboard 9

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	2	3	4	5
MULTD	F0	F2 F4	3	6		
SUBD	F8	F6 F2	4	6	8	9
DIVD	F10	F0 F6	5			
ADDD	F6	F8 F2				

Functional unit status:

<i>al unit status:</i>				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Int1	No								
	Int2	No								
7	Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
	Add	No								
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	P36	P34	P4	P32	P38	P40	P12	P30

2/9/2009

CS252-S09, Lecture 6

70

Renamed Scoreboard 10

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	2	3	4	5
MULTD	F0	F2 F4	3	6		
SUBD	F8	F6 F2	4	6	8	9
DIVD	F10	F0 F6	5			
ADDD	F6	F8 F2	10			

Functional unit status:

Unit status:			dest	S1	S2	FU	FU	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	No								
	Int2	No								
6	Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
	Add	Yes	Addd	P42	P38	P4			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	P36	P34	P4	P42	P38	P40	P12	P30

- Notice that P32 not listed in Rename Table
- Still live. Must not be reallocated by accident

2/9/2009

CS252-S09, Lecture 6

71

Renamed Scoreboard 11

Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	2	3	4	5
MULTD	F0	F2 F4	3	6		
SUBD	F8	F6 F2	4	6	8	9
DIVD	F10	F0 F6	5			
ADDD	F6	F8 F2	10	11		

Functional unit status:

al unit status:				dest	S1	S2	FU	FU	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	No								
	Int2	No								
5	Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
2	Add	Yes	Addd	P42	P38	P34			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	P36	P34	P4	P42	P38	P40	P12	P30

2/9/2009

CS252-S09, Lecture 6

72



Renamed Scoreboard 12

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11				

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Int1	No									
Int2	No									
4 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
1 Add	Yes	Addd	P42	P38	P34				Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	P36	P34	P4	P42	P38	P40	P12		P30

2/9/2009

CS252-S09, Lecture 6

73



Renamed Scoreboard 13

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11	13			

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Int1	No									
Int2	No									
3 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
0 Add	Yes	Addd	P42	P38	P34				Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	P36	P34	P4	P42	P38	P40	P12		P30

2/9/2009

CS252-S09, Lecture 6

74



Renamed Scoreboard 14

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11	13	14		

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Int1	No									
Int2	No									
2 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	P36	P34	P4	P42	P38	P40	P12		P30

2/9/2009

CS252-S09, Lecture 6

75



Renamed Scoreboard 15

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6				
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11	13	14		

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj						
Int1	No									
Int2	No									
1 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	P36	P34	P4	P42	P38	P40	P12		P30

2/9/2009

CS252-S09, Lecture 6

76



Renamed Scoreboard 16

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6	16			
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11	13	14		

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
0 Mult1	Yes	Multd	P36	P34	P4				Yes	Yes
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1			No	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	P36	P34	P4	P42	P38	P40	P12	P30



Renamed Scoreboard 17

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6	16	17		
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	10	11	13	14		

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
Mult1	No									
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1			Yes	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	P36	P34	P4	P42	P38	P40	P12	P30



Renamed Scoreboard 18

Instruction status:

Instruction	j	k	R2	Read		Exec		Write	
				Issue	Oper	Comp	Result		
LD	F6	34+	R2	1	2	3	4		
LD	F2	45+	R3	2	3	4	5		
MULTD	F0	F2	F4	3	6	16	17		
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5	18				
ADDD	F6	F8	F2	10	11	13	14		

Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
Mult1	No									
Add	No									
40 Divide	Yes	Divd	P40	P36	P32	Mult1			Yes	Yes

Register Rename and Result

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	P36	P34	P4	P42	P38	P40	P12	P30



Explicit Renaming Support Includes:

- Rapid access to a table of translations
- A physical register file that has more registers than specified by the ISA
- Ability to figure out which physical registers are free.
 - No free registers $\Rightarrow$ stall on issue
- Thus, register renaming doesn't require reservation stations. However:
 - Many modern architectures use explicit register renaming + Tomasulo-like reservation stations to control execution.



Summary

- **Reservations stations: *renaming* to larger set of registers + buffering source operands**
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- **Dynamic hardware schemes can unroll loops dynamically in hardware**
 - Form of limited dataflow
 - Register renaming is essential
- **Helps cache misses as well**
- **Lasting Contributions of Tomasulo Algorithm**
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- **360/91 descendants are Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264**

2/9/2009

CS252-S09, Lecture 6

81



Summary #2

- **Explicit Renaming: more physical registers than needed by ISA.**
 - Rename table: tracks current association between architectural registers and physical registers
 - Uses a translation table to perform compiler-like transformation on the fly
- **With Explicit Renaming:**
 - All registers concentrated in single register file
 - Can utilize bypass network that looks more like 5-stage pipeline
 - Introduces a register-allocation problem
 - » Need to handle branch misprediction and precise exceptions differently, but ultimately makes things simpler
- **For precise exceptions and branch prediction:**
 - Clearly need something like reorder buffer/future file (next time)

2/9/2009

CS252-S09, Lecture 6

82